onsemi NCP139AFCTC06ADJT2G
- Part No.:
- NCP139AFCTC06ADJT2G
- Manufacturer:
- onsemi
- Package:
- 6-XFBGA, WLCSP
- Datasheet:
-
NCP139AFCTC06ADJT2G.pdf
- Description:
- IC REG LINEAR POS ADJ 1A 6WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,923
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP139AFCTC06ADJT2G from onsemi is a 1 A very low dropout (VLDO) linear regulator with NMOS pass transistor and separate VBIAS rail, delivering 0.6 V fixed output voltage with ±1% accuracy over temperature. It achieves 50 mV typical dropout at 1 A load and supports stable operation with 10 µF ceramic output capacitance. Designed for space-constrained, noise-sensitive portable applications including smartphone core logic rails.
For engineers reviewing the NCP139AFCTC06ADJT2G datasheet, pinout, applications, or equivalent options, key selection criteria include its dual-rail architecture (VIN/VBIAS), ultra-low bias current (35 µA typ), active discharge capability, and WLCSP6 package compatibility with high-density mobile PCB layouts.
Technical Context
The NCP139AFCTC06ADJT2G implements a dual-input NMOS-based VLDO architecture where VIN supplies the power path and VBIAS (3.0–5.5 V) powers internal control circuitry independently. This separation enables optimized PSRR-85 dB from VBIAS and 70 dB from VIN at 1 kHz-and eliminates VBIAS dependency on output voltage regulation.
It features an integrated thermal shutdown (160°C trip), current limiting (1.5–2.6 A), and logic-level enable input with hysteresis. The device supports monotonic startup and includes active output discharge (NCP139A variant), critical for sequencing in multi-rail systems like application processors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 0.6 V ±1% over −40°C to +85°C - ensures precise core voltage for low-power SoCs |
| Max Output Current | 1.0 A continuous, 1.3 A peak - supports burst-mode CPU loads without dropout |
| VIN Dropout Voltage | 50 mV typ at 1 A - enables operation with minimal headroom from battery or intermediate rail |
| VBIAS Range | 3.0 V to 5.5 V - decouples control circuitry from noisy or sagging main supply |
| Bias Quiescent Current | 35 µA typ - minimizes standby power in always-on subsystems |
| PSRR (VBIAS) | 85 dB at 1 kHz - rejects noise from shared bias rails in multi-IC modules |
| Output Noise | 35 × VOUT/VREF µVRMS (10 Hz–100 kHz) - meets RF/ADC reference rail requirements |
| Package | WLCSP6, 1.2 mm × 0.8 mm, 0.4 mm pitch - fits under 0402 passives in ultra-thin mobile designs |
Pinout & Package
WLCSP6 (Case 567MV) package: 1.2 mm × 0.8 mm body, 0.4 mm pitch, 6 solder balls, bottom-side coated for enhanced reliability in fine-pitch assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUT (A1) | Regulated output voltage node | Delivers stable 0.6 V to load; requires direct copper connection to minimize impedance |
| VIN (A2) | Main power input | Accepts 0.6 V to 5.5 V; dropout determined relative to VOUT |
| SNS (B1) | Output voltage sensing input | Connects directly to PCB VOUT trace for accurate remote sensing in fixed-voltage mode |
| GND (C1) | Power ground reference | Common return for VIN, VBIAS, and VOUT paths; must be low-inductance plane |
| EN (B2) | Logic-level enable control | Active-high (VEN(H) = 0.9 V); internal pull-down enables default-off behavior |
| VBIAS (C2) | Bias supply for internal circuitry | Independent 3.0–5.5 V rail; powers reference, error amp, and control logic |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail NMOS architecture | Enables independent optimization of power path (VIN) and control path (VBIAS), improving PSRR and stability vs. PMOS LDOs |
| Active output discharge | 150 Ω pull-down (RDISCH) discharges VOUT rapidly during disable, preventing floating states in sequenced power domains |
| Ultra-low bias current | 35 µA typical quiescent current from VBIAS allows use with high-impedance bias sources like LDO outputs or battery taps |
| Stable with 10 µF ceramic capacitor | Eliminates need for large tantalum or polymer caps; reduces board area and cost in space-constrained designs |
| Thermal shutdown with hysteresis | 160°C trip / 140°C recovery prevents thermal cycling damage during sustained overload or poor heatsinking |
| Monotonic startup | Controlled VOUT ramp limits inrush current into downstream capacitive loads, avoiding input rail collapse |
Applications
| Smartphone Application Processor Core Rail | Tablet SoC I/O Voltage Domain |
|---|---|
Use Scenario: Powering ARM Cortex-A series CPU cores requiring tightly regulated 0.6 V at up to 1 A with fast transient response. IC Role / Device Role / Timing Role: Primary post-regulator converting switched-mode DC/DC output to ultra-low-noise core voltage; enables dynamic voltage scaling (DVS). Use Value: 50 mV dropout preserves battery runtime during deep discharge; 35 µA VBIAS IQ extends standby time. | Use Scenario: Supplying I/O interfaces (e.g., LPDDR4, MIPI DSI) with clean 0.6 V reference voltage in thin-profile tablets. IC Role / Device Role / Timing Role: Low-noise local regulator isolating sensitive digital I/O from noisy system rails; supports timing-critical signal integrity. Use Value: 85 dB VBIAS PSRR suppresses coupling from shared bias rails; 10 µF ceramic stability simplifies layout in dense BGA areas. |
| Wearable Sensor Hub Power | Ultra-Low-Power IoT MCU Core Supply |
Use Scenario: Delivering 0.6 V to MEMS sensor fusion hubs in hearables with strict size and leakage constraints. IC Role / Device Role / Timing Role: Always-on LDO providing regulated voltage during sleep modes; active discharge ensures rapid reset between sensor sampling cycles. Use Value: 0.5 µA VBIAS disable current minimizes quiescent drain; WLCSP6 footprint fits beneath 2.0 mm × 2.0 mm sensor packages. | Use Scenario: Powering ARM Cortex-M0+ MCU cores in battery-operated edge nodes requiring sub-1 µA shutdown current. IC Role / Device Role / Timing Role: Final-stage regulator enabling deep-sleep modes via EN-controlled shutdown; monotonic startup guarantees deterministic boot timing. Use Value: Logic-level EN interface integrates directly with MCU GPIO; ±1% output accuracy maintains timing margin across temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar very-low-dropout linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TI TPS7A1601DRBR | 0.6 V fixed output, 150 mA max, 75 mV dropout, no VBIAS rail | Limited to ultra-low-current applications; lacks active discharge and dual-rail architecture | Select only when load current ≤150 mA and bias rail isolation is unnecessary |
| ROHM BD750L5FP-E2 | 0.5 V fixed output, 500 mA max, 120 mV dropout, single-supply | Lower current rating and higher dropout reduce usable battery range in 1 A applications | Consider only for cost-sensitive, lower-power designs where 0.6 V precision is not required |
Compared with TPS7A1601DRBR and BD750L5FP-E2, the NCP139AFCTC06ADJT2G uniquely delivers 1 A at 50 mV dropout with independent VBIAS control and active discharge-enabling higher efficiency, better noise immunity, and tighter sequencing control in modern mobile SoC power trees.
Availability
NCP139AFCTC06ADJT2G is available at Aetrix Electronics and suitable for smartphone processor core rails, tablet I/O domains, wearable sensor hubs, and ultra-low-power IoT MCU supplies requiring stable component supply with full lifecycle support.
Supply support for NCP139AFCTC06ADJT2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, and sensor solutions for automotive, industrial, and portable electronics.
The NCP139AFCTC06ADJT2G belongs to onsemi's high-performance VLDO family designed specifically for noise-sensitive, space-constrained mobile applications requiring dual-rail operation and sub-100 mV dropout.
FAQ
What is the exact output voltage tolerance of the NCP139AFCTC06ADJT2G over temperature?
The NCP139AFCTC06ADJT2G provides ±1.0% output voltage accuracy across the full operating junction temperature range of −40°C to +85°C, with tighter ±0.5% accuracy at +25°C. This specification applies under defined test conditions: VBIAS ≥ 3.0 V or (VOUT + 1.6 V), VIN = VOUT(NOM) + 0.3 V, and 1 mA ≤ IOUT ≤ 1.0 A. The NCP139AFCTC06ADJT2G uses a precision bandgap reference and trimmed feedback network to maintain this stability.
Does the NCP139AFCTC06ADJT2G require external resistors for output voltage setting?
No, the NCP139AFCTC06ADJT2G is a fixed-output variant delivering 0.6 V without external resistors. Its marking code "A6" confirms the 0.6 V nominal output. Unlike adjustable versions (e.g., NCP139AFCT06ADJT2G), the NCP139AFCTC06ADJT2G uses internal resistor networks tied to the SNS pin, eliminating component count and layout complexity for dedicated 0.6 V applications.
What is the purpose of the VBIAS pin on the NCP139AFCTC06ADJT2G, and what voltage range must it be supplied with?
The VBIAS pin on the NCP139AFCTC06ADJT2G supplies power exclusively to internal control circuitry-including the reference, error amplifier, and enable logic-decoupling it from the main VIN rail. It must be supplied within 3.0 V to 5.5 V. This architecture enables high PSRR (85 dB) from VBIAS and allows operation even when VIN sags below VOUT + dropout, a key advantage in battery-powered systems where main rails fluctuate.
Can the NCP139AFCTC06ADJT2G be used with ceramic output capacitors smaller than 10 µF?
The NCP139AFCTC06ADJT2G is characterized and guaranteed stable with 10 µF to 22 µF effective ceramic output capacitance. Using capacitors below 10 µF may compromise phase margin and cause instability or oscillation, especially under transient load conditions. The datasheet explicitly recommends maintaining ≥10 µF effective capacitance-accounting for DC bias derating-and direct PCB copper connections to ensure reliable operation of the NCP139AFCTC06ADJT2G.
Is active output discharge enabled by default on the NCP139AFCTC06ADJT2G, and how is it implemented?
Yes, active output discharge is enabled by default on the NCP139AFCTC06ADJT2G, as indicated by the "A" suffix in the part number (NCP139AFCTC06ADJT2G). When the EN pin is driven low, an internal 150 Ω pull-down switch connects VOUT to GND, discharging the output capacitor rapidly. This feature prevents floating voltages during power-down sequencing and is critical for meeting strict reset timing requirements in multi-rail SoC platforms using the NCP139AFCTC06ADJT2G.
NCP139AFCTC06ADJT2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Adjustable
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.5V
- Voltage - Output (Max):
- 3V
- Voltage Dropout (Max):
- 1.5V @ 1A
- Current - Output:
- 1A
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 85dB ~ 70dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WLCSP (1.2x0.8)
NCP139AFCTC06ADJT2G FAQ
1.How can I place an order for NCP139AFCTC06ADJT2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP139AFCTC06ADJT2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP139AFCTC06ADJT2G reliable?
The price and inventory of NCP139AFCTC06ADJT2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP139AFCTC06ADJT2G is usually 5 days.
3.What payment methods are accepted for NCP139AFCTC06ADJT2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP139AFCTC06ADJT2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP139AFCTC06ADJT2G?
NCP139AFCTC06ADJT2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP139AFCTC06ADJT2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP139AFCTC06ADJT2G?
For technical support, including NCP139AFCTC06ADJT2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP139AFCTC06ADJT2G requirements.
6.How does Aetrix verify that NCP139AFCTC06ADJT2G is sourced from the original manufacturer or authorized distributors?
All NCP139AFCTC06ADJT2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP139AFCTC06ADJT2G meets industry standards.
7.What is the process for return or replacement of NCP139AFCTC06ADJT2G?
All NCP139AFCTC06ADJT2G units undergo pre-shipment inspection (PSI). If there is an issue with NCP139AFCTC06ADJT2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP139AFCTC06ADJT2G part is unused and in its original packaging.
Return procedure for NCP139AFCTC06ADJT2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP139AFCTC06ADJT2G Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

