onsemi NCP145AMX100TCG
- Part No.:
- NCP145AMX100TCG
- Manufacturer:
- onsemi
- Package:
- 4-XDFN Exposed Pad
- Datasheet:
-
NCP145AMX100TCG.pdf
- Description:
- IC REG LINEAR 1V 500MA 4XDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,807
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP145AMX100TCG from onsemi is a 500 mA very low dropout (VLDO) linear voltage regulator with NMOS pass transistor and separate bias rail (VBIAS), delivering stable 1.00 V output for noise-sensitive, space-constrained portable electronics. It features ±1.5% output accuracy over temperature, 140 mV typical dropout at 500 mA, and ultra-low 80 µA bias supply current - enabling high-efficiency operation in battery-powered systems such as smartphone core logic rails.
For engineers reviewing the NCP145AMX100TCG datasheet, pinout, applications, or equivalent options, key selection criteria include dual-rail input architecture (VIN/VBIAS), active output discharge capability, XDFN4 1.2 mm × 1.2 mm package constraints, and compatibility with 2.2 µF ceramic output capacitors.
Technical Context
The NCP145AMX100TCG uses an NMOS pass transistor powered by a dedicated VBIAS rail (2.4–5.5 V), decoupling control circuitry from VIN to enable stable regulation even when VIN drops near VOUT. This architecture achieves ultra-low dropout while maintaining PSRR of 80 dB from VBIAS and 70 dB from VIN at 1 kHz.
It integrates undervoltage lockout (UVLO) on the BIAS pin with 1.6 V threshold and 0.2 V hysteresis, logic-level EN input with 0.9 V turn-on threshold, and thermal shutdown at 160°C. The 'A' option variant includes active output discharge via a 150 Ω internal pull-down when disabled.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.00 V - eliminates external feedback network; supports core voltage requirements of low-power processors and memory interfaces. |
| Max Output Current | 500 mA - sufficient for powering SoC I/O domains or sensor subsystems without thermal derating under typical PCB layout conditions. |
| VIN Dropout (500 mA) | 140 mV typ - enables operation with VIN as low as 1.14 V while sustaining 1.00 V output, critical for single-cell Li-ion or Li-poly battery systems. |
| VBIAS Dropout (500 mA) | 1.1 V min - requires VBIAS ≥ 2.1 V for full-load operation; allows use of higher-voltage system rails (e.g., 2.8 V or 3.3 V) to power control circuitry independently. |
| Output Accuracy | ±1.5% over −40°C to +85°C - ensures reliable logic-level compliance across industrial temperature range without calibration. |
| Bias Supply Current | 80 µA typ - minimizes quiescent load on auxiliary bias rail, extending battery life in always-on subsystems. |
| PSRR (VBIAS, 1 kHz) | 80 dB - suppresses noise coupling from shared bias rails into sensitive analog or RF sections powered by this LDO. |
| Stable With COUT | 2.2 µF ceramic - reduces BOM count and board area vs. larger tantalum or electrolytic capacitors; compatible with standard MLCC footprints. |
Pinout & Package
XDFN4 package: 1.2 mm × 1.2 mm × 0.4 mm, 5-pin, exposed thermal pad (Case 711BC). Optimized for high-density portable PCBs with minimal thermal resistance (RJA = 170°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output voltage node | Delivers clean 1.00 V to load; connects directly to local ceramic capacitor and load IC VDD pins to minimize impedance. |
| 2 - BIAS | Bias supply for internal control circuits | Must be ≥2.4 V; monitored by UVLO; powers reference, error amplifier, and gate driver - independent of VIN stability. |
| 3 - EN | Logic-level enable input | Active-high; 0.9 V threshold ensures compatibility with 1.8 V GPIO; internal pull-down guarantees safe default-off state. |
| 4 - IN | Main input voltage supply | Accepts 1.0–5.5 V; supplies NMOS pass transistor; dropout performance depends on both VIN and VBIAS margins. |
| 5 - GND | Analog and power ground reference | Single ground pin; must connect to low-impedance PCB plane; shares return path for IN, BIAS, and OUT currents. |
Key Features
| Feature | Design Value |
|---|---|
| Separate VBIAS rail | Enables stable regulation when VIN falls below VOUT + VDO; isolates control loop from noisy or sagging main supply. |
| Active output discharge | 150 Ω internal pull-down engages during disable to rapidly discharge OUT node - prevents floating voltage and ensures deterministic power sequencing. |
| Ultra-low 140 mV dropout | Supports >99% efficiency at 500 mA when VIN = 1.14 V; extends usable battery voltage range in single-cell applications. |
| 80 µA typical bias current | Reduces parasitic load on VBIAS rail - critical when sharing bias supply among multiple LDOs or PMIC blocks. |
| Stable with 2.2 µF ceramic COUT | Eliminates need for large ESR capacitors; simplifies layout and improves transient response vs. traditional LDOs requiring ≥10 µF. |
| −40°C to +85°C operation | Guaranteed performance across extended industrial temperature range without derating - suitable for automotive infotainment and ruggedized handhelds. |
Applications
| Smartphone Core Logic Rail | Tablet I/O Domain Power |
|---|---|
Use Scenario: Powering ARM Cortex-A series CPU I/O banks requiring tightly regulated 1.00 V with fast transient response during burst-mode operation. IC Role / Device Role / Timing Role: Post-regulator supplying clean, low-noise bias to processor interface circuitry; replaces less efficient switching solutions where EMI must be minimized. Use Value: 80 dB PSRR from VBIAS rejects noise from shared system rails; 140 mV dropout preserves battery runtime down to 1.14 V VIN. |
Use Scenario: Delivering stable 1.00 V to display interface controllers (e.g., MIPI DSI PHY) in tablets with constrained PCB area near edge connectors. IC Role / Device Role / Timing Role: Low-profile, high-PSRR LDO placed adjacent to high-speed interface ICs to suppress supply-induced jitter and timing skew. Use Value: XDFN4 1.2 mm × 1.2 mm footprint fits tight routing zones; 2.2 µF ceramic stability avoids tall capacitors that interfere with flex cable routing. |
| Digital Camera Sensor Bias | STB Memory Interface Regulator |
Use Scenario: Providing quiet 1.00 V bias to CMOS image sensor analog front-end (AFE) and ADC reference circuits in compact digital cameras. IC Role / Device Role / Timing Role: Ultra-low-noise (40 µVRMS) linear regulator isolating sensor analog section from noisy digital subsystems. Use Value: 40 µVRMS output noise over 10 Hz–100 kHz prevents fixed-pattern noise; active discharge ensures safe sensor power-down sequencing. |
Use Scenario: Regulating 1.00 V for DDR3/DDR4 memory termination and command/address buffers in set-top boxes with multi-rail PMIC architectures. IC Role / Device Role / Timing Role: Dedicated low-dropout LDO assigned to memory subsystem to maintain signal integrity during high-speed data bursts. Use Value: ±1.5% output accuracy ensures VIH/VIL margin compliance across temperature; 500 mA rating supports multi-chip memory stacks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar very low dropout linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A0510PDBVR | Single-rail input (no VBIAS); 200 mA max; 170 mV dropout at 200 mA; no active discharge. | Lacks dual-rail flexibility and output discharge; limited to lower-current, simpler biasing schemes. | Select when VIN is stable and ≥1.2 V, and active discharge is unnecessary - lower cost, smaller footprint (SOT-23-5). |
| MCP1826T-1002E/DB | Single-rail input; 500 mA; 250 mV dropout at 500 mA; ±2% accuracy; no VBIAS or active discharge. | Higher dropout limits usable VIN range; no bias rail independence reduces noise rejection in mixed-signal systems. | Choose for cost-sensitive industrial applications where 1.25 V minimum VIN is acceptable and VBIAS architecture is not required. |
Compared with TPS7A0510PDBVR and MCP1826T-1002E/DB, the NCP145AMX100TCG uniquely supports dual-rail operation and active output discharge in a 1.2 mm × 1.2 mm package - essential for battery-powered devices needing maximum efficiency, precise sequencing, and noise isolation.
Availability
NCP145AMX100TCG is available at Aetrix Electronics and suitable for smartphone core logic rails, tablet I/O domain power, digital camera sensor bias, STB memory interface regulation, and other applications requiring stable component supply with guaranteed long-term manufacturability.
Supply support for NCP145AMX100TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, with leadership in power management, analog, and sensing technologies.
The NCP145AMX100TCG belongs to onsemi's VLDO regulator product line, designed specifically for space-constrained, battery-operated portable devices demanding ultra-low dropout, low IQ, and high PSRR in dual-rail configurations.
FAQ
What is the minimum input voltage required for NCP145AMX100TCG to regulate 1.00 V at 500 mA?
The NCP145AMX100TCG requires VIN ≥ VOUT + VDO, where VDO is 140 mV typical at 500 mA. Thus, minimum functional VIN is 1.14 V. However, stable operation also requires VBIAS ≥ 2.4 V - typically supplied from a higher-voltage system rail like 2.8 V or 3.3 V. The device will not regulate if either VIN or VBIAS falls below their respective minimums.
Does NCP145AMX100TCG support active output discharge, and how does it function?
Yes, the NCP145AMX100TCG includes active output discharge. When the EN pin is driven low (<0.4 V), an internal 150 Ω pull-down resistor connects OUT to GND, discharging the output capacitor rapidly. This feature is confirmed in the datasheet block diagram (Figure 2 footnote) and electrical characteristics table for 'A' option devices - ensuring safe, controlled power-down sequencing in systems with multiple voltage domains.
Can NCP145AMX100TCG operate with only VIN connected, leaving BIAS unconnected?
No. The NCP145AMX100TCG requires both VIN and VBIAS to be within specification for regulation. The BIAS pin powers all internal control circuitry including the reference, error amplifier, and gate driver. If VBIAS is unconnected or below 2.4 V, the internal UVLO disables the regulator regardless of VIN or EN state - as specified in the Absolute Maximum Ratings and Pin Function Description tables.
What ceramic capacitor value is required for stable operation of NCP145AMX100TCG?
The NCP145AMX100TCG is stable with a minimum effective output capacitance of 2.2 µF using X5R/X7R ceramic capacitors. The datasheet explicitly states stability across 2.2 µF to 10 µF and confirms operation with 2.2 µF in Figures 12 and 14. Lower values risk instability; larger values improve transient response but are not required for basic functionality.
Is NCP145AMX100TCG RoHS compliant and lead-free?
Yes, the NCP145AMX100TCG is RoHS compliant and Pb-free, as stated in the Features section and Ordering Information table. The "G" suffix in the part number denotes lead-free packaging, and the device meets halogen-free/BFR-free requirements per the datasheet revision notes and environmental compliance statements on page 1.
NCP145AMX100TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 4-XDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.25V @ 500mA
- Current - Output:
- 500mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- 110 µA
- PSRR:
- 70dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-XDFN (1.2x1.2)
NCP145AMX100TCG FAQ
1.How can I place an order for NCP145AMX100TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP145AMX100TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP145AMX100TCG reliable?
The price and inventory of NCP145AMX100TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP145AMX100TCG is usually 5 days.
3.What payment methods are accepted for NCP145AMX100TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP145AMX100TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP145AMX100TCG?
NCP145AMX100TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP145AMX100TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP145AMX100TCG?
For technical support, including NCP145AMX100TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP145AMX100TCG requirements.
6.How does Aetrix verify that NCP145AMX100TCG is sourced from the original manufacturer or authorized distributors?
All NCP145AMX100TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP145AMX100TCG meets industry standards.
7.What is the process for return or replacement of NCP145AMX100TCG?
All NCP145AMX100TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP145AMX100TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP145AMX100TCG part is unused and in its original packaging.
Return procedure for NCP145AMX100TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP145AMX100TCG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

