onsemi NCP145AMX120TCG
- Part No.:
- NCP145AMX120TCG
- Manufacturer:
- onsemi
- Package:
- 4-XDFN Exposed Pad
- Datasheet:
-
NCP145AMX120TCG.pdf
- Description:
- IC REG LINEAR 1.2V 500MA 4XDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,015
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP145AMX120TCG from onsemi is a 500 mA very low dropout (VLDO) linear voltage regulator with NMOS pass transistor and separate bias rail (VBIAS), delivering a fixed 1.20 V output. It operates from 1.0 V to 5.5 V input and requires ≥2.8 V bias supply, achieving ±1.5% output accuracy over temperature and ultra-low 140 mV dropout at full load-ideal for post-regulation in space-constrained, noise-sensitive portable systems.
For engineers reviewing the NCP145AMX120TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its dual-rail architecture (VIN/VBIAS), active output discharge capability, 210 µs turn-on time, stability with 2.2 µF ceramic output capacitor, and XDFN4 1.2 mm × 1.2 mm package footprint.
Technical Context
The NCP145AMX120TCG employs an NMOS pass transistor powered by a dedicated VBIAS rail, decoupling control circuitry from VIN to enable stable regulation at ultra-low input-to-output differentials. Its internal architecture includes undervoltage lockout on VBIAS, thermal shutdown at 160°C, and logic-level enable with hysteresis.
It features active output discharge (enabled only in 'A' and 'C' variants), soft-start via controlled slew rate (17 mV/µs), and PSRR of 70 dB (VIN→VOUT) and 80 dB (VBIAS→VOUT) at 1 kHz-critical for powering noise-sensitive analog or RF circuitry downstream of switching regulators.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.20 V, ±1.5% accuracy across −40°C to +85°C - ensures stable core voltage for low-power processors and memory. |
| Max Output Current | 500 mA continuous - supports moderate-current digital loads such as I/O interfaces or sensor signal chains. |
| VIN Dropout Voltage | 140 mV typical at 500 mA - enables operation with minimal headroom, e.g., 1.34 V input for 1.20 V output. |
| VBIAS Range | 2.8 V minimum (≥VOUT + 1.6 V) - allows use of higher-voltage rails (e.g., 3.3 V or 5 V) to power internal circuitry independently. |
| Enable Threshold | VEN(H) = 0.9 V, VEN(L) = 0.4 V - compatible with standard 1.8 V or 3.3 V GPIO without level-shifting. |
| Output Capacitor | Stable with ≥2.2 µF ceramic - eliminates need for large tantalum or electrolytic capacitors, reducing board area and cost. |
| Turn-On Time | 210 µs to 98% of 1.20 V - provides predictable power sequencing for downstream logic without external timing components. |
Pinout & Package
XDFN4 package: 1.2 mm × 1.2 mm × 0.4 mm, 5-pin exposed-pad layout (Case 711BC), optimized for high-density portable PCBs with thermal performance of 170°C/W junction-to-air.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: OUT | Regulated output | Delivers stable 1.20 V to load; connects directly to local ceramic capacitor and load ground return path. |
| 2: BIAS | Bias supply input | Powers internal reference and control circuits; monitored by UVLO - must be ≥2.8 V before EN activation. |
| 3: EN | Logic-enable input | Active-high control: ≥0.9 V enables regulation; ≤0.4 V disables with active discharge (150 Ω pull-down). |
| 4: IN | Main input supply | Primary power source (1.0–5.5 V); current path through NMOS pass device to OUT. |
| 5: GND | Power ground | Common reference for IN, OUT, BIAS, and EN; must be low-impedance connection to PCB ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail architecture (VIN + VBIAS) | Enables ultra-low dropout while maintaining high PSRR and stability - separates power delivery from control biasing. |
| Active output discharge | 150 Ω internal pull-down engages during disable to rapidly discharge output capacitance - prevents floating or unintended wake-up. |
| Ultra-low quiescent current | 80 µA typical bias current at 500 mA load - minimizes standby power loss in battery-powered devices. |
| Monotonic soft-start | 17 mV/µs slew rate limits inrush current - avoids voltage droop on shared input rails during power-up. |
| Thermal shutdown protection | 160°C trip with 20°C hysteresis - automatically recovers after cooling, preventing permanent damage under overload or poor heatsinking. |
Applications
| Smartphone Core I/O Regulation | Tablet Memory Interface Supply |
|---|---|
Use Scenario: Regulating 1.20 V supply for LPDDR4 I/O buffers in smartphones where main PMIC output is noisy or marginally regulated. IC Role / Device Role / Timing Role: Post-regulator providing clean, low-noise bias for high-speed memory interface signaling. Use Value: 80 dB VBIAS-to-VOUT PSRR suppresses ripple from upstream DC/DC converters, ensuring signal integrity at multi-Gbps data rates. | Use Scenario: Powering NAND flash interface logic in tablets operating from a shared 1.5 V buck converter. IC Role / Device Role / Timing Role: Low-dropout linear regulator stabilizing I/O voltage despite input rail variation due to dynamic load changes. Use Value: 140 mV dropout at 500 mA allows reliable 1.20 V output even when buck output sags to 1.34 V under peak load. |
| Wearable Sensor Hub Supply | DVR Image Signal Processor (ISP) Bias |
Use Scenario: Delivering precise 1.20 V to ultra-low-power microcontroller and analog sensor front-end in hearables. IC Role / Device Role / Timing Role: Primary bias rail generator with fast enable/disable for duty-cycled operation. Use Value: 210 µs turn-on time and active discharge enable rapid power cycling - extending battery life without compromising responsiveness. | Use Scenario: Providing low-noise 1.20 V to ISP core logic in digital video recorders where EMI from switching supplies threatens image quality. IC Role / Device Role / Timing Role: Noise-filtering LDO placed after main power stage to isolate sensitive analog/digital blocks. Use Value: 40 µVRMS output noise (10 Hz–100 kHz) prevents clock jitter and quantization noise in ADC pipelines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar very low dropout linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCP145CMX120TCG | Same 1.20 V output and XDFN4 package, but slower 11 mV/µs turn-on slew rate and 310 µs startup time. | Preferred where reduced inrush current is prioritized over fast wake-up; lacks monotonicity assurance of 'A' variant. | Select NCP145CMX120TCG if system timing tolerates longer power-up delay and lower dV/dt reduces EMI risk. |
| TPL74073PWR | 300 mA max output, 1.2 V fixed, no VBIAS rail - single-input architecture; 250 mV dropout at 300 mA. | Suitable for simpler, lower-current applications without bias rail requirements; lacks active discharge and ultra-low IQ. | Choose TPL74073PWR only for cost-sensitive, non-battery-critical designs where 500 mA and VBIAS independence are unnecessary. |
Compared with NCP145CMX120TCG, the NCP145AMX120TCG offers faster startup and tighter monotonic control; versus TPL74073PWR, it delivers higher current, lower dropout, and bias-rail flexibility-making it uniquely suited for high-performance portable post-regulation where noise, efficiency, and sequencing matter.
Availability
NCP145AMX120TCG is available at Aetrix Electronics and suitable for smartphone power management, tablet memory interface regulation, and wearable sensor hub supply requiring stable component supply, consistent parametric performance, and RoHS-compliant packaging.
Supply support for NCP145AMX120TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering silicon solutions for automotive, industrial, cloud, and portable markets.
The NCP145AMX120TCG belongs to onsemi's precision low-dropout regulator product line, engineered specifically for noise-sensitive, space-constrained battery-powered applications demanding dual-rail operation and fast, controlled power sequencing.
FAQ
What is the minimum required VBIAS voltage for reliable operation of the NCP145AMX120TCG?
The NCP145AMX120TCG requires a minimum VBIAS of 2.8 V, defined as VOUT(NOM) + 1.6 V (1.20 V + 1.6 V). This ensures internal control circuitry remains powered and UVLO does not trigger. Operation below this threshold may cause erratic enable behavior or failure to regulate, as confirmed in the Electrical Characteristics table for the NCP145xMX120TCG variant.
Does the NCP145AMX120TCG support active output discharge, and how does it function?
Yes, the NCP145AMX120TCG includes active output discharge. When the EN pin is driven ≤0.4 V, an internal 150 Ω pull-down resistor connects OUT to GND, discharging external output capacitance. This feature is explicitly enabled in all 'A' and 'C' variants per Figure 2 and the Ordering Information table, preventing residual voltage from causing unintended logic states during shutdown.
What ceramic capacitor value is required for stable operation of the NCP145AMX120TCG?
The NCP145AMX120TCG is stable with a minimum effective output capacitance of 2.2 µF ceramic. The datasheet specifies this as "effective capacitance" - meaning the actual capacitance at DC bias and operating temperature - and confirms stability up to 10 µF. Using smaller values risks instability, while larger values improve transient response without compromising phase margin.
Can the NCP145AMX120TCG operate with an input voltage lower than its 1.20 V output?
No - the NCP145AMX120TCG cannot regulate with VIN < VOUT. Its absolute minimum VIN is specified as VOUT + VDO (1.20 V + 0.14 V = 1.34 V typ.), and the Absolute Maximum Ratings table defines VIN ≥ −0.3 V but requires VIN > VOUT for regulation. Attempting VIN = 1.0 V will result in dropout and unregulated output, as confirmed in Figure 6 and the Dropout Voltage test conditions.
What is the thermal resistance (RJA) of the NCP145AMX120TCG in its XDFN4 package?
The NCP145AMX120TCG in the XDFN4 1.2 mm × 1.2 mm package has a junction-to-air thermal resistance (RJA) of 170°C/W, measured on a 40 mm × 40 mm × 1.6 mm FR4 PCB with 2-ounce copper on top and bottom layers. This value assumes no additional heatsinking and defines the maximum power dissipation before reaching 150°C junction temperature under ambient conditions.
NCP145AMX120TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 4-XDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.25V @ 500mA
- Current - Output:
- 500mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- 110 µA
- PSRR:
- 70dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-XDFN (1.2x1.2)
NCP145AMX120TCG FAQ
1.How can I place an order for NCP145AMX120TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP145AMX120TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP145AMX120TCG reliable?
The price and inventory of NCP145AMX120TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP145AMX120TCG is usually 5 days.
3.What payment methods are accepted for NCP145AMX120TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP145AMX120TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP145AMX120TCG?
NCP145AMX120TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP145AMX120TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP145AMX120TCG?
For technical support, including NCP145AMX120TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP145AMX120TCG requirements.
6.How does Aetrix verify that NCP145AMX120TCG is sourced from the original manufacturer or authorized distributors?
All NCP145AMX120TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP145AMX120TCG meets industry standards.
7.What is the process for return or replacement of NCP145AMX120TCG?
All NCP145AMX120TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP145AMX120TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP145AMX120TCG part is unused and in its original packaging.
Return procedure for NCP145AMX120TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP145AMX120TCG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

