My Inquiry
My Account
onsemi NCP1500DMR2
- Part No.:
- NCP1500DMR2
- Manufacturer:
- onsemi
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
NCP1500DMR2.pdf
- Description:
- IC REG SGL BUCK/LINEAR MICRO8
- Quantity:
- Payment:
- Shipping:
Inventory:4,086
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP1500DMR2 from onsemi is a dual-mode PWM/linear buck converter IC designed for baseband power supplies in portable handsets and PDAs. It operates as a current-mode PWM buck regulator (270–630 kHz sync frequency) or low-noise linear regulator, automatically transitioning based on presence of an external synchronization signal at the SYN pin. Digitally programmable output voltages (1.0 V, 1.3 V, 1.5 V, 1.8 V) are selected via CB0/CB1 pins, with input voltage range 2.7 V to 5.4 V and Micro8 package.
For engineers reviewing the NCP1500DMR2 datasheet, pinout, applications, or equivalent options, key selection criteria include mode-switching behavior, programmable output voltage selection logic, thermal shutdown with hysteresis, cycle-by-cycle current limiting in PWM mode, and fast transient response in linear mode for DSP supply rails.
Technical Context
The NCP1500DMR2 integrates two independent regulation paths: a current-mode PWM controller with built-in slope compensation and cycle-by-cycle current limit, and a linear regulator path activated when SYN is pulled low or un-driven. Mode transition occurs automatically after ~6 seconds without SYNC input.
Its error amplifier feeds both regulation paths; in PWM mode, its output passes through a subtraction circuit during overcurrent events to reduce duty cycle, while in linear mode it directly drives the pass element. Output voltage is set by a resistor-mux network controlled by CB0/CB1 logic levels, with internal pull-downs ensuring default 1.5 V operation when pins are left open.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.4 V - supports single-cell Li-ion and multi-cell alkaline battery inputs without external LDO pre-regulation. |
| Output Voltage Options | 1.0 V / 1.3 V / 1.5 V / 1.8 V - digitally selected via CB0/CB1 logic states; default 1.5 V when pins float due to internal pull-downs. |
| PWM Sync Frequency | 270 kHz to 630 kHz - enables synchronization to baseband clock signals to avoid beat frequencies in RF-sensitive applications. |
| Shutdown Current | 0.18 µA typical - ensures ultra-low quiescent consumption during system sleep modes. |
| Current Limit (PWM) | 800 mA peak - provides robust short-circuit protection with cycle-by-cycle enforcement. |
| Thermal Shutdown | 150°C trip with 25°C hysteresis - prevents latch-up during sustained overload or poor PCB thermal design. |
| Linear Mode Output Current | 50 mA nominal, 100 mA transient - sufficient for biasing baseband processors during idle states without switching noise. |
Pinout & Package
Package: Micro8 (MSOP-8), 3.0 mm × 3.0 mm × 1.1 mm body height, surface-mount, Pb-free option available (NCP1500DMR2G).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SHD) | Shutdown control input | Active-low enable; pulls internal reference and MOSFET gate drive offline; requires external pull-up for normal operation. |
| 2 (SYN) | Synchronization clock input | Determines operating mode: ≥1.3 V triggers PWM mode; ≤1.1 V forces linear mode; floating state defaults to linear after timeout. |
| 3 (VO) | Feedback node | Connects to internal resistive divider; sets output voltage via external resistor network or direct connection to regulated output. |
| 4 (LX) | Switch node | Drain of internal P-MOSFET; connects to external inductor and catch diode; carries high di/dt PWM current and linear-mode DC current. |
| 5 (VIN) | Main power input | Supplies internal circuitry and switch driver; requires 10 µF ceramic bypass capacitor close to pin. |
| 6 (GND) | Analog/digital ground | Common return for feedback, control logic, and power stage; must be low-impedance and tied to power ground plane. |
| 7 (CB1) | Voltage select bit 1 | Logic input with internal pull-down; combined with CB0 per truth table to select one of four output voltages. |
| 8 (CB0) | Voltage select bit 0 | Logic input with internal pull-down; CB0/CB1 state determines resistor bank connected to error amplifier input. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-mode automatic transition | Seamlessly switches between high-efficiency PWM and ultra-low-noise linear regulation without firmware or external control logic. |
| Digitally programmable output | Four precise output voltages (1.0/1.3/1.5/1.8 V) selected via two logic inputs-eliminates need for external feedback resistors and reduces BOM count. |
| Integrated slope compensation | Enables stable current-mode control at duty cycles >50% without external components-critical for wide VIN/VOUT ratios. |
| Fast transient response (linear mode) | Supports up to 100 mA load steps with minimal overshoot/undershoot-maintains DSP core bias stability during wake-from-sleep transitions. |
| PFM-like overvoltage protection | Skips PWM pulses when output exceeds +5% of setpoint-reduces light-load ripple and improves efficiency without adding external OVP circuitry. |
Applications
| Baseband Processor Supply | DSP Core Bias Rail |
|---|---|
Use Scenario: Powering the baseband processor in GSM/CDMA handsets during active call and standby modes. IC Role / Device Role / Timing Role: Dual-mode regulator providing efficient PWM power during transmission bursts and ultra-low-noise linear power during receive/idle periods. Use Value: Extends battery life by >15% versus fixed-mode regulators while eliminating RF interference from switching noise during sensitive analog receive windows. | Use Scenario: Supplying voltage to digital signal processor cores in portable media players and PDAs. IC Role / Device Role / Timing Role: Programmable LDO/PWM hybrid delivering stable 1.3 V or 1.5 V with sub-10 mV ripple in linear mode and >85% efficiency at 200 mA in PWM mode. Use Value: Enables dynamic voltage scaling across performance states without changing external components or layout. |
| Portable Handset Baseband | Low-Power Communication SoC |
Use Scenario: Regulating power for baseband ASICs in feature phones with tight EMI constraints. IC Role / Device Role / Timing Role: Synchronized buck converter locked to baseband clock to prevent heterodyne interference; reverts to linear mode during sleep intervals. Use Value: Meets EN 301 489-1 radiated emission limits without shielding or ferrite beads-reducing bill-of-materials cost. | Use Scenario: Powering integrated transceivers and modem subsystems in Bluetooth/Wi-Fi combo chips. IC Role / Device Role / Timing Role: Dual-path regulator supplying clean 1.8 V for I/O and 1.0 V for core logic, with independent mode selection per rail. Use Value: Prevents coupling of switching noise into RF front-end circuits-improving receiver sensitivity by 3–5 dB. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-mode buck/LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62260DRVR | Single-mode synchronous buck only; no linear mode; higher 2.25 MHz fixed frequency; lower 1.2 µA shutdown current. | Lacks noise-sensitive linear operation; requires external LDO for low-noise rails; better suited for space-constrained, high-efficiency-only designs. | Select when board area is critical and system noise budget allows full PWM operation. |
| MAX8640YETA+ | Dual-output (1.0 V + 1.8 V), but linear mode not supported; uses external compensation; no sync input; 1.5 A max output per channel. | Designed for multi-rail SoC power; lacks automatic mode switching; requires separate noise mitigation for analog sections. | Select when powering multiple voltage domains simultaneously and linear noise rejection is handled elsewhere. |
Compared with TPS62260DRVR and MAX8640YETA+, the NCP1500DMR2 uniquely combines programmable dual-mode operation in a single-channel Micro8 package-enabling adaptive power delivery that balances efficiency and noise without additional ICs or layout complexity.
Availability
NCP1500DMR2 is available at Aetrix Electronics and suitable for portable handset baseband supplies, PDA DSP power rails, and low-power communication SoC applications requiring stable component supply across extended production lifecycles.
Supply support for NCP1500DMR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, with leadership in power management, analog, and sensor technologies.
The NCP1500DMR2 belongs to onsemi's portable power management product line, engineered specifically for adaptive power delivery in battery-powered communication devices where dynamic trade-offs between efficiency and electromagnetic compatibility are critical.
FAQ
What is the default output voltage of the NCP1500DMR2 when CB0 and CB1 pins are left unconnected?
The NCP1500DMR2 has internal pull-down resistors on both CB0 and CB1 pins. When left unconnected, they default to logic low (0), corresponding to the (L, L) state in the truth table-setting the output voltage to 1.5 V. This behavior is confirmed in the Electrical Characteristics table and Operating Description section of the official datasheet.
How does the NCP1500DMR2 transition between PWM and linear modes, and what triggers the switch?
The NCP1500DMR2 transitions automatically: PWM mode activates when a valid synchronization signal (≥1.3 V, 270–630 kHz, 20–80% duty cycle) is present at the SYN pin for several cycles; linear mode engages when SYN is held ≤1.1 V or left floating for approximately 6 seconds. The device does not require external control logic-the mode decision is fully internal and self-timed.
Does the NCP1500DMR2 support external compensation, and is it required for stability?
No, the NCP1500DMR2 features a fully compensated internal error amplifier. The datasheet explicitly states "No external circuitry is required to stabilize the operation of the NCP1500." Stability is guaranteed across all four output voltage settings and input conditions using the recommended 10 µF input and output capacitors and 15 µH inductor shown in Figure 1.
What is the maximum continuous output current capability of the NCP1500DMR2 in linear mode?
In linear mode, the NCP1500DMR2 is rated for 50 mA continuous output current under nominal thermal conditions. Transient loads up to 100 mA are supported if thermal impact remains low-verified in Figure 5 (Load Transient Response in Linear Mode) and the Linear Mode Operation section. Exceeding 50 mA continuously risks thermal shutdown due to limited power dissipation in the Micro8 package.
Is the NCP1500DMR2 pin-compatible with the NCP1500DMR2G variant?
Yes-the NCP1500DMR2 and NCP1500DMR2G share identical Micro8 (MSOP-8) pinout, electrical specifications, and thermal characteristics. The sole difference is Pb-free plating on the NCP1500DMR2G; both variants use the same case 846A package outline and mounting footprint, enabling drop-in replacement in RoHS-compliant designs.
NCP1500DMR2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) (1), Linear (LDO) (1)
- Number of Outputs:
- 1
- Frequency - Switching:
- 270kHz ~ 639kHz
- Voltage/Current - Output 1:
- 1V, 1.3V, 1.5V, 1.8V, -
- Voltage/Current - Output 2:
- -
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.7V ~ 5.4V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
NCP1500DMR2 FAQ
1.How can I place an order for NCP1500DMR2 through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP1500DMR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP1500DMR2 reliable?
The price and inventory of NCP1500DMR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP1500DMR2 is usually 5 days.
3.What payment methods are accepted for NCP1500DMR2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP1500DMR2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP1500DMR2?
NCP1500DMR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP1500DMR2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP1500DMR2?
For technical support, including NCP1500DMR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP1500DMR2 requirements.
6.How does Aetrix verify that NCP1500DMR2 is sourced from the original manufacturer or authorized distributors?
All NCP1500DMR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP1500DMR2 meets industry standards.
7.What is the process for return or replacement of NCP1500DMR2?
All NCP1500DMR2 units undergo pre-shipment inspection (PSI). If there is an issue with NCP1500DMR2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP1500DMR2 part is unused and in its original packaging.
Return procedure for NCP1500DMR2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP1500DMR2 Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
