onsemi NCP1501DMR2G
- Part No.:
- NCP1501DMR2G
- Manufacturer:
- onsemi
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
NCP1501DMR2G.pdf
- Description:
- IC REG SGL BUCK/LINEAR MICRO8
- Quantity:
- Payment:

- Shipping:

Inventory:3,579
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP1501DMR2G from onsemi is a dual-mode buck converter IC that operates either as a current-mode PWM synchronous buck regulator (500–1000 kHz) or as a low-noise LDO linear regulator, automatically switching between modes based on presence of an external sync signal. It integrates high-side and low-side MOSFETs, supports four fixed output voltages (1.05 V/1.35 V/1.57 V/1.8 V), and delivers up to 300 mA in PWM mode and >50 mA in LDO mode - ideal for power management in portable DSP core supplies.
For engineers reviewing the NCP1501DMR2G datasheet, pinout, applications, or equivalent options, key selection criteria include its automatic PWM/LDO mode transition logic, integrated MOSFET RDS(on) (0.6 Ω P-FET / 0.7 Ω N-FET), thermal shutdown at 160°C with 25°C hysteresis, and micro-power shutdown current of 0.2 µA - all critical for battery-powered sleep-mode integrity and transient response in handheld electronics.
Technical Context
The NCP1501DMR2G implements a patent-pending dual-mode architecture where PWM operation requires an external synchronization clock (500–1000 kHz, 30–70% duty cycle) applied to the SYN pin; absence or low state forces LDO mode via internal pull-down. In PWM mode, it uses cycle-by-cycle peak current limiting (800 mA typ), built-in slope compensation, and synchronous rectification to eliminate external diode needs.
In LDO mode, the device reconfigures internal FETs: Q1 acts as the pass element (RDS(on) = 7.0 Ω), Q3 bypasses the inductor, and dropout is limited to 0.7 V (at Vin(min) = 2.5 V, Vout(max) = 1.8 V). Output voltage is selected by CB0/CB1 logic states (floating defaults to 1.35 V), with internal pull-up on CB1 and pull-down on CB0 ensuring deterministic startup behavior.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Modes | PWM (current-mode, sync-driven) and LDO (linear) - auto-switched; no external control logic needed. |
| Output Voltage Options | 1.05 V, 1.35 V, 1.57 V, 1.8 V - set by CB0/CB1 logic levels; floating pins default to 1.35 V. |
| Max Output Current | 300 mA (PWM mode, guaranteed); >50 mA (LDO mode) - sufficient for DSP core and RF subsystem rails. |
| Quiescent Current | 32 µA (LDO mode, IOUT = 0 mA); 124 µA (PWM mode, IOUT = 0 mA); 0.2 µA (shutdown) - enables ultra-low-power sleep states. |
| Thermal Protection | Shutdown at 160°C junction temperature with 25°C hysteresis - prevents latch-up during sustained overload or poor PCB thermal design. |
| Input Voltage Range | 2.7 V to 5.2 V - compatible with single-cell Li-ion (3.0–4.2 V) and regulated 3.3 V/5 V system rails. |
| Sync Frequency Range | 500 kHz to 1000 kHz - allows EMI noise placement outside sensitive bands (e.g., GSM, Bluetooth). |
Pinout & Package
Package: Micro8 (MSOP-8, Pb-free, case 846A-02), 3.0 × 3.0 × 1.1 mm body, 0.65 mm pitch, 8-pin surface-mount.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SHD | Enable input | Active-high enable; internal pull-down ensures safe power-off if unconnected; 0.2 µA shutdown current. |
| 2 - SYN | Sync clock input | Determines operating mode: ≥920 mV → PWM; ≤830 mV → LDO; internal pull-down enforces LDO on float. |
| 3 - VO | Feedback node | Connects to output via resistor divider in standard buck config; internally tied to LX in LDO mode for pass-FET control. |
| 4 - LX | Switch node | Drives external inductor; connects to internal P-FET drain and N-FET source; requires low-ESR ceramic output cap. |
| 5 - Vin | Power input | Supplies both control circuitry and power stage; accepts 2.7–5.2 V; decoupling capacitor required. |
| 6 - GND | Ground reference | Common return for power and analog circuits; must be low-impedance connection to minimize noise coupling. |
| 7 - CB1 | Voltage select bit | Logic high selects higher output voltages; internal pull-up ensures defined state when floating. |
| 8 - CB0 | Voltage select bit | Logic low selects lower output voltages; internal pull-down ensures defined state when floating. |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification | Eliminates external freewheeling diode; achieves >90% efficiency at 100 mA (3.6 V → 1.8 V) without conduction loss. |
| Auto PWM/LDO mode switching | No external mode-control logic required; reduces BOM count and firmware complexity in portable systems. |
| Integrated MOSFETs | 0.6 Ω P-FET + 0.7 Ω N-FET + 7.0 Ω LDO pass-FET - enables compact 2-component solution (inductor + output cap). |
| Thermal shutdown with hysteresis | 160°C trip + 25°C hysteresis prevents thermal oscillation and enables safe recovery after overload removal. |
| Optimized for ceramic capacitors | Stable with 10 µF X5R/X7R ceramics on input/output - eliminates need for bulky tantalum or electrolytic caps. |
Applications
| Cellular Phone Power Rails | PDA Core Voltage Supply |
|---|---|
|
Use Scenario: Providing dynamically scaled voltage to baseband processor during active vs. idle states. IC Role / Device Role / Timing Role: Dual-mode regulator delivering 1.35 V or 1.57 V to ARM-based application processor cores. Use Value: PWM mode enables >90% efficiency at full load; LDO mode cuts ripple to <40 mV during sleep, extending battery life. |
Use Scenario: Powering DSP subsystems requiring clean, low-noise supply during audio playback or voice processing. IC Role / Device Role / Timing Role: Low-noise LDO regulator (1.05 V or 1.35 V) for analog front-end and codec bias rails. Use Value: Eliminates switching noise interference in audio band; quiescent current of 32 µA preserves standby time. |
| Pager RF Transceiver Bias | Portable Medical Sensor Module |
|
Use Scenario: Supplying stable 1.8 V to RF power amplifier during burst transmission. IC Role / Device Role / Timing Role: Fast-transient PWM buck regulator synchronized to TDMA frame timing. Use Value: 100 ns minimum on-time and 100% duty cycle capability handle rapid load steps without droop or overshoot. |
Use Scenario: Powering low-power MCU and analog sensor front-end in wearable health monitors. IC Role / Device Role / Timing Role: Single-chip solution for 1.57 V core and 1.05 V sensor rail with shutdown control. Use Value: 0.2 µA shutdown current meets stringent energy budget; thermal protection ensures reliability in sealed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-mode buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62260DRVR | Single-mode buck only (no LDO fallback); 2.25–6.5 V input; 3-MHz fixed frequency; no sync input. | Lacks automatic low-noise mode transition; requires external LDO for quiet sleep operation. | Choose when high-frequency operation (>2 MHz) and smaller inductors are prioritized over noise-sensitive sleep modes. |
| MAX8640YETA+ | Fixed 1.2 V output; no voltage-select pins; 2.6–5.5 V input; 2.25-MHz PWM-only; no thermal hysteresis spec. | Not programmable; lacks thermal hysteresis data; no LDO mode - unsuitable for ultra-low-noise applications. | Choose only for cost-sensitive, fixed-voltage designs where noise performance and thermal safety margins are secondary. |
Compared with TPS62260DRVR and MAX8640YETA+, the NCP1501DMR2G uniquely combines programmable output voltage, external sync control, automatic mode switching, and verified thermal hysteresis - making it the only option among the three that satisfies simultaneous requirements for EMI-controlled PWM operation and sub-50 µA LDO-mode quiescent current in portable systems.
Availability
NCP1501DMR2G is available at Aetrix Electronics and suitable for cellular phone power rails, PDA core voltage supplies, pager RF transceiver bias, portable medical sensor modules, and DSP core supplies requiring stable component supply across production lifecycles.
Supply support for NCP1501DMR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensors, and connectivity solutions for automotive, industrial, cloud, and portable markets.
The NCP1501DMR2G belongs to onsemi's dual-mode DC-DC converter product line, designed specifically to eliminate the trade-off between high-efficiency switching and low-noise linear regulation in battery-powered portable electronics.
FAQ
What is the function of the SYN pin on the NCP1501DMR2G?
The SYN pin on the NCP1501DMR2G determines operating mode: a logic-high signal (≥920 mV) enables current-mode PWM operation synchronized to the external clock; a logic-low signal (≤830 mV) or floating state (due to internal pull-down) forces LDO mode. This eliminates need for external mode-control circuitry and enables EMI noise placement via sync frequency selection.
How does the NCP1501DMR2G select its output voltage?
The NCP1501DMR2G selects one of four fixed output voltages (1.05 V, 1.35 V, 1.57 V, 1.8 V) using the logic states of CB0 and CB1 pins. CB0 has an internal pull-down; CB1 has an internal pull-up. Floating pins default to 1.35 V (CB0 = L, CB1 = H). The mapping is confirmed in Figure 7 and Table on page 7 of the datasheet.
What is the maximum guaranteed output current for the NCP1501DMR2G in PWM mode?
The NCP1501DMR2G guarantees ≥300 mA output current in PWM mode across the full 2.7–5.2 V input range, as specified in the "DETAILED OPERATING DESCRIPTION" section (page 5). Typical peak current limit is 800 mA, but continuous output is rated for 300 mA under thermal limits at +85°C ambient.
Does the NCP1501DMR2G require external components for stable operation?
Yes - the NCP1501DMR2G requires three external components: a 10 µH power inductor (e.g., TDK LLF4017-100), a 10 µF input ceramic capacitor, and a 10 µF output ceramic capacitor (e.g., TDK C2012X5R0J106M). These values are validated in Figure 9 and the "APPLICATIONS INFORMATION" section (page 9).
What thermal protection features does the NCP1501DMR2G include?
The NCP1501DMR2G includes thermal shutdown at 160°C junction temperature with 25°C hysteresis, as specified in the "ELECTRICAL CHARACTERISTICS" table (page 3). When tripped, the PWM latch resets and LDO control is disabled until die temperature falls below 135°C - preventing thermal oscillation and enabling safe recovery after overload conditions.
NCP1501DMR2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) (1), Linear (LDO) (1)
- Number of Outputs:
- 1
- Frequency - Switching:
- 500kHz ~ 1MHz
- Voltage/Current - Output 1:
- 1.05V, 1.35V, 1.57V, 1.8V, -
- Voltage/Current - Output 2:
- -
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.7V ~ 5.2V
- Operating Temperature:
- -30°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
NCP1501DMR2G FAQ
1.How can I place an order for NCP1501DMR2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP1501DMR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP1501DMR2G reliable?
The price and inventory of NCP1501DMR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP1501DMR2G is usually 5 days.
3.What payment methods are accepted for NCP1501DMR2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP1501DMR2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP1501DMR2G?
NCP1501DMR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP1501DMR2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP1501DMR2G?
For technical support, including NCP1501DMR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP1501DMR2G requirements.
6.How does Aetrix verify that NCP1501DMR2G is sourced from the original manufacturer or authorized distributors?
All NCP1501DMR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP1501DMR2G meets industry standards.
7.What is the process for return or replacement of NCP1501DMR2G?
All NCP1501DMR2G units undergo pre-shipment inspection (PSI). If there is an issue with NCP1501DMR2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP1501DMR2G part is unused and in its original packaging.
Return procedure for NCP1501DMR2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP1501DMR2G Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

