onsemi NCP1526MUTXG
- Part No.:
- NCP1526MUTXG
- Manufacturer:
- onsemi
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-UFDFN Exposed Pad
- Datasheet:
-
NCP1526MUTXG.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,053
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP1526MUTXG from onsemi is a monolithic dual-output power management IC integrating a 3 MHz synchronous step-down DC-DC converter (1.2 V, 400 mA) and an ultra-low-noise LDO regulator (2.8 V, 150 mA), optimized for RF-sensitive modules in portable battery-powered systems. It operates from 2.7–5.2 V input, delivers up to 94% efficiency in buck mode, and features integrated soft-start, cycle-by-cycle current limiting, and thermal shutdown.
For engineers reviewing the NCP1526MUTXG datasheet, pinout, applications, or equivalent options, this device supports critical low-noise power delivery for application processors and RF transceivers in space-constrained mobile designs where simultaneous high-efficiency conversion and clean biasing are required.
Technical Context
The NCP1526MUTXG implements a constant-frequency voltage-mode PWM architecture with internal P-channel and N-channel MOSFETs for synchronous rectification-eliminating external Schottky diodes and enabling high efficiency at 3 MHz switching. Its dual-regulator topology isolates noisy switching paths from sensitive analog/RF loads via separate ground pins (GND1, GND2) and dedicated bypass (BYPASS) and output (V1) nodes.
Control logic includes independent enable inputs (EN1 for buck, EN2 for LDO), fixed 1.2 V and 2.8 V outputs with ±3% accuracy, and protection features including undervoltage lockout (2.5 V threshold), 1000 mA peak inductor current limit, and thermal shutdown at 160°C with 25°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DC-DC Output | Fixed 1.2 V ±3%, 400 mA max - powers core logic or baseband processor with tight regulation under load steps |
| LDO Output | Fixed 2.8 V ±3%, 150 mA max, 45 µVRMS noise - supplies RF front-end or PLL with ultra-clean bias |
| Switching Frequency | 3.0 MHz nominal (2.4–3.6 MHz range) - enables use of sub-2.2 µH inductors and compact ceramic capacitors |
| Input Voltage Range | 2.7–5.2 V for buck (VIN1); 3.0–5.2 V for LDO (VIN2) - compatible with single Li-ion or triple alkaline/NiMH battery stacks |
| Efficiency | Up to 94% at full load - minimizes thermal dissipation in sealed handheld enclosures |
| Package | 3.0 × 3.0 × 0.55 mm UDFN-10 (Case 506AT) - ultra-low-profile footprint for thin mobile PCBs |
| PSRR (LDO) | 67 dB at 1 kHz, 45 dB at 100 kHz - suppresses switching ripple from shared input rail |
Pinout & Package
Package: 3.0 mm × 3.0 mm × 0.55 mm ultra-thin UDFN-10 (Case 506AT), Pb-free, exposed thermal pad (EP) connected to GND1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 FB | Feedback Input | Connects to DC-DC output divider node; sets 1.2 V output via internal 1.2 V reference |
| 2 EN1 | Digital Enable (Buck) | Active-high control for DC-DC section; logic LOW disables buck converter and reduces quiescent current to 0.2 µA |
| 3 EN2 | Digital Enable (LDO) | Active-high control for LDO section; logic LOW disables V1 output and cuts LDO quiescent current to 0.2 µA |
| 4 GND2 | LDO Power Ground | Dedicated ground return for LDO section; must be star-connected separately from GND1 to prevent noise coupling |
| 5 BYPASS | LDO Reference Bypass | Requires 100 nF capacitor to ground; stabilizes bandgap reference and achieves 45 µVRMS output noise |
| 6 V1 | LDO Output | Delivers regulated 2.8 V; requires 1.0 µF decoupling capacitor for stability and transient response |
| 7 VIN2 | LDO Input | Supplies LDO section only; accepts 3.0–5.2 V; decoupled with 4.7 µF capacitor |
| 8 GND1 | Buck Power Ground | Dedicated ground return for DC-DC converter and LX switch node; connects to exposed thermal pad |
| 9 LX | Switch Node | Drives external inductor; carries high di/dt switching current; layout requires short, wide trace and local ground plane |
| 10 VIN1 | Buck Input | Supplies DC-DC converter and internal circuitry; accepts 2.7–5.2 V; decoupled with 4.7 µF capacitor |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous Buck Architecture | Eliminates external Schottky diode, reducing conduction loss and improving efficiency by ~5–10% vs. asynchronous designs |
| Independent Dual Enables | EN1 and EN2 allow sequenced power-up/down of processor core and RF subsystem without external logic |
| Ultra-Low-Noise LDO | 45 µVRMS output noise (100 Hz–100 kHz) with 100 nF BYPASS cap - meets stringent RF supply requirements |
| Integrated Soft-Start | 100–300 µs ramp time prevents inrush current and output overshoot during startup or enable transitions |
| Thermal Protection with Hysteresis | Shuts down at 160°C junction temperature; auto-restarts only after cooling to 135°C - prevents thermal runaway in sealed assemblies |
Applications
| Cellular Baseband Power | RF Front-End Bias |
|---|---|
Use Scenario: Powers application processor core in GSM/WCDMA/LTE smartphones operating from single-cell Li-ion battery. IC Role / Device Role / Timing Role: Provides tightly regulated 1.2 V supply with fast transient response to handle CPU burst loads while maintaining voltage within ±2%. Use Value: Enables reliable operation under dynamic load conditions (1–400 mA steps) with <35 mV output deviation and no need for external compensation. |
Use Scenario: Supplies low-noise bias to PA driver, LNA, or mixer in cellular RF transceiver modules. IC Role / Device Role / Timing Role: Delivers ultra-clean 2.8 V at up to 150 mA with 45 µVRMS noise and 67 dB PSRR at 1 kHz to minimize phase noise and EVM degradation. Use Value: Eliminates need for discrete LDO + ferrite-bead filtering, saving board area and reducing BOM count in RF sections. |
| Digital Camera Image Sensor | Wireless Modem Core Logic |
Use Scenario: Powers CMOS image sensor digital core and analog bias rails in compact digital still cameras. IC Role / Device Role / Timing Role: Simultaneously delivers 1.2 V for digital logic and 2.8 V for analog pixel array, with isolated grounds preventing switching noise coupling into analog domain. Use Value: Achieves >90% efficiency at 200 mA load while maintaining <10 mVpp ripple on V1 - critical for low-noise image capture. |
Use Scenario: Supplies baseband processor and memory interface in DSL/wireless broadband modems. IC Role / Device Role / Timing Role: Regulates 1.2 V core voltage and 2.8 V I/O voltage from shared 3.6 V battery rail, with independent enable control for power-state management. Use Value: Supports deep-sleep modes with <0.5 µA total quiescent current (buck + LDO off), extending battery life in always-on connectivity devices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62260DRVR | Single-output 3 MHz buck (1.2 V, 600 mA); no integrated LDO - requires external low-noise regulator for RF bias | Suitable for digital-only loads; cannot replace NCP1526MUTXG's dual-rail capability without added components | Select when only high-efficiency core voltage is needed and RF noise sensitivity is low |
| RT8059ZSP | Single-output 2.5 MHz buck (adjustable 0.6–5.5 V, 600 mA); includes enable but no LDO or BYPASS pin for noise reduction | Offers output flexibility but lacks dedicated low-noise LDO path - unsuitable for RF module biasing | Choose for general-purpose buck conversion where output adjustability outweighs noise performance needs |
Compared with TPS62260DRVR and RT8059ZSP, the NCP1526MUTXG uniquely integrates both a high-frequency buck converter and a specified ultra-low-noise LDO in one package - eliminating inter-stage filtering, reducing component count by ≥3, and guaranteeing co-designed noise isolation between digital and RF power domains.
Availability
NCP1526MUTXG is available at Aetrix Electronics and suitable for cellular phones, digital still cameras, and wireless modems requiring stable component supply across high-volume production cycles and long-term design-in commitments.
Supply support for NCP1526MUTXG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, and sensor solutions for automotive, industrial, and portable electronics.
The NCP1526MUTXG belongs to onsemi's portable power management product line, designed specifically to address the dual-rail, low-noise, and space-constrained requirements of battery-powered RF and multimedia devices.
FAQ
What is the maximum output current capability of the NCP1526MUTXG's DC-DC converter and LDO sections?
The NCP1526MUTXG's DC-DC converter delivers up to 400 mA at its fixed 1.2 V output, while the integrated LDO provides up to 150 mA at 2.8 V. Both sections include overcurrent protection: the buck stage limits peak inductor current to 1000 mA, and the LDO clamps output current to approximately 300 mA under short-circuit conditions. These ratings are validated across −40°C to +85°C ambient temperature.
Can the NCP1526MUTXG operate from a single Li-ion battery, and what is its minimum input voltage?
Yes, the NCP1526MUTXG is explicitly designed for single Li-ion battery operation. Its DC-DC converter (VIN1) accepts 2.7–5.2 V, and the LDO (VIN2) accepts 3.0–5.2 V. The undervoltage lockout activates below 2.5 V (typical) on VIN1, ensuring reliable startup as the battery discharges from 4.2 V down to ~3.0 V - covering the usable range of a standard Li-ion cell.
How does the NCP1526MUTXG achieve ultra-low noise on its LDO output (V1)?
The NCP1526MUTXG achieves 45 µVRMS output noise on V1 through three integrated design elements: a dedicated BYPASS pin requiring a 100 nF capacitor to stabilize the internal bandgap reference, separate LDO ground (GND2) to isolate switching noise, and internal PSRR optimization delivering 67 dB rejection at 1 kHz. This noise performance is measured with CBYPASS = 100 nF and COUT = 1.0 µF, per the datasheet test conditions.
What is the purpose of the two separate ground pins (GND1 and GND2) on the NCP1526MUTXG?
GND1 serves as the power ground return for the DC-DC converter and LX switch node, while GND2 is the dedicated ground return for the LDO section. This separation prevents high-di/dt switching currents from coupling noise into the sensitive LDO reference and output paths. The datasheet mandates star-point connection of both grounds to the system ground plane - a critical layout requirement to maintain the specified 45 µVRMS LDO noise and 67 dB PSRR.
Is the NCP1526MUTXG pin-compatible with other members of the NCP152x family, such as NCP1522 or NCP1527?
No, the NCP1526MUTXG is not pin-compatible with NCP1522 or NCP1527. While all belong to the same functional family, the NCP1526MUTXG uses a unique 10-pin UDFN package (Case 506AT) with specific pin assignments including dual enables (EN1/EN2), separate VIN1/VIN2 inputs, and dedicated BYPASS and GND2 pins. Other variants use different packages (e.g., SOIC-8) and lack the dual-input, dual-ground architecture - making direct substitution impossible without PCB redesign.
NCP1526MUTXG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 10-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 3MHz
- Voltage/Current - Output 1:
- 1.2V, 400mA
- Voltage/Current - Output 2:
- 2.8V, 150mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.7V ~ 5.2V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-UDFN (3x3)
NCP1526MUTXG FAQ
1.How can I place an order for NCP1526MUTXG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP1526MUTXG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP1526MUTXG reliable?
The price and inventory of NCP1526MUTXG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP1526MUTXG is usually 5 days.
3.What payment methods are accepted for NCP1526MUTXG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP1526MUTXG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP1526MUTXG?
NCP1526MUTXG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP1526MUTXG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP1526MUTXG?
For technical support, including NCP1526MUTXG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP1526MUTXG requirements.
6.How does Aetrix verify that NCP1526MUTXG is sourced from the original manufacturer or authorized distributors?
All NCP1526MUTXG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP1526MUTXG meets industry standards.
7.What is the process for return or replacement of NCP1526MUTXG?
All NCP1526MUTXG units undergo pre-shipment inspection (PSI). If there is an issue with NCP1526MUTXG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP1526MUTXG part is unused and in its original packaging.
Return procedure for NCP1526MUTXG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP1526MUTXG Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

