My Inquiry
My Account
onsemi NCP154MX280270TAG
- Part No.:
- NCP154MX280270TAG
- Manufacturer:
- onsemi
- Package:
- 8-XFDFN Exposed Pad
- Datasheet:
-
NCP154MX280270TAG.pdf
- Description:
- IC REG LINEAR 2.7V/2.8V 8XDFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,612
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP154MX280270TAG from onsemi is a dual-output, 300 mA low-dropout linear voltage regulator with independent IN1/IN2 inputs and fixed 2.8 V / 2.7 V outputs. It delivers ultra-low noise (75 µVRMS, 10 Hz–100 kHz), high PSRR (75 dB at 1 kHz), and adaptive ground current (55 µA typical per channel) for RF-sensitive battery-powered systems. Used in smartphone baseband and RF power domains where clean, isolated dual-rail supply is critical.
For engineers reviewing the NCP154MX280270TAG datasheet, pinout, applications, or equivalent options, key selection criteria include dual-input independence, active output discharge (50 Ω), thermal shutdown (160°C), dropout voltage (160 mV typical at 300 mA for 2.8 V output), and XDFN8 1.2 × 1.6 mm package compatibility with space-constrained PCB layouts.
Technical Context
The NCP154MX280270TAG integrates two fully independent LDO channels-each with dedicated PMOS pass transistors, bandgap references, enable logic, and active discharge circuitry. Its dual-input architecture allows separate VIN sourcing (e.g., buck converter for core, LDO for RF), eliminating cross-regulation during transient load events.
Each channel features internal current limiting (400 mA typ), thermal shutdown with 20°C hysteresis, and EN pin thresholds (0.9 V high, 0.4 V low) enabling precise sequencing. Stability is guaranteed with only 1 µF ceramic output capacitors, and no external noise-bypass capacitor is required due to integrated ultra-low-noise design.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 2.8 V (OUT1), 2.7 V (OUT2); fixed, factory-trimmed for ±2% accuracy over −40°C to +85°C |
| Max Output Current | 300 mA per channel; supports simultaneous full-load operation without derating |
| Dropout Voltage | 160 mV typical at 300 mA for 2.8 V output; enables operation with minimal headroom (e.g., 3.0 V input) |
| PSRR | 75 dB at 1 kHz; suppresses switching noise from upstream DC-DC converters in mixed-signal SoC supplies |
| Quiescent Current | 55 µA per channel (typ); maintains ultra-low system standby power in always-on sensor or modem rails |
| Output Noise | 75 µVRMS (10 Hz–100 kHz); meets stringent RF IC phase-noise requirements without added filtering |
| Enable Threshold | EN high = ≥0.9 V, EN low = ≤0.4 V; compatible with standard GPIOs and supports robust noise margin |
| Package | XDFN8 1.2 × 1.6 mm, 0.4 mm pitch; exposed pad for thermal dissipation (θJA = 160°C/W on 1 oz FR4) |
Pinout & Package
Package: XDFN8 1.2 × 1.6 mm (Case 711AS), Pb-free, with exposed thermal pad (EP) soldered to GND plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4 | GND | Power ground terminals; both must be connected to PCB ground plane for thermal and EMI performance |
| 2 | OUT1 | Regulated 2.8 V output; requires 1 µF ceramic capacitor to GND for stability |
| 3 | OUT2 | Regulated 2.7 V output; independent of OUT1; decoupled with separate 1 µF capacitor |
| 5 | EN2 | Enable control for OUT2; <0.4 V disables OUT2 and activates 50 Ω active discharge to GND |
| 6 | IN2 | Input for OUT2 channel; accepts 1.9–5.25 V; requires local 1 µF ceramic bypass capacitor |
| 7 | IN1 | Input for OUT1 channel; electrically isolated from IN2; enables dual-source flexibility |
| 8 | EN1 | Enable control for OUT1; identical threshold and discharge behavior as EN2 |
| EP | Exposed Pad | Thermal and electrical connection to GND; mandatory for thermal reliability and low-noise operation |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent inputs | Enables separate power domains (e.g., buck-fed core rail + LDO-fed RF rail), eliminating cross-talk during load transients |
| Active output discharge | 50 Ω internal discharge path pulls OUT1/OUT2 to GND within microseconds when disabled-critical for fast power sequencing |
| Ultra-low noise, no bypass cap | 75 µVRMS noise achieved without external noise-reduction capacitors, saving board area and BOM cost |
| Adaptive ground current | Reduces IQ to 55 µA/channel at light load while maintaining regulation-extends battery life in idle states |
| Stable with 1 µF ceramic COUT | Eliminates need for large or specialized capacitors; supports 0402-size MLCCs for compact layout |
| Thermal shutdown with hysteresis | Shuts down at 160°C and re-enables at 140°C-prevents thermal runaway while allowing safe recovery after overload |
Applications
| Smartphone Baseband Power | RF Front-End Biasing |
|---|---|
Use Scenario: Supplying dual-voltage rails (2.8 V for application processor I/O, 2.7 V for memory interface) in LTE/5G smartphones. IC Role / Device Role / Timing Role: Dual-channel LDO providing isolated, low-noise, sequenced power with independent enable control for SoC power management. Use Value: Prevents voltage droop-induced timing violations during burst data transfers by maintaining tight regulation under 300 mA dynamic loads. | Use Scenario: Biasing PA drivers and LNAs in cellular RF modules where PSRR >70 dB is required to suppress DC-DC switching noise. IC Role / Device Role / Timing Role: Ultra-low-noise LDO delivering clean 2.7 V/2.8 V bias; replaces discrete RC filters and larger LDOs. Use Value: Achieves 75 dB PSRR at 1 kHz without external components-reducing phase noise in transmit chains and improving EVM. |
| Wireless Audio SoC Core | Industrial IoT Sensor Hub |
Use Scenario: Powering Bluetooth® 5.0 SoC cores (2.8 V CPU, 2.7 V radio) in true wireless stereo earbuds with strict size constraints. IC Role / Device Role / Timing Role: Space-optimized dual-LDO in XDFN8 package delivering matched low-IQ operation for multi-rail battery management. Use Value: 55 µA/channel quiescent current extends battery runtime beyond 8 hours in always-listening mode. | Use Scenario: Providing regulated 2.8 V and 2.7 V supplies to microcontroller peripherals (ADC, RTC, comms) in battery-backed industrial sensors. IC Role / Device Role / Timing Role: Robust dual-LDO with thermal shutdown and current limit protecting against field wiring faults and capacitor aging. Use Value: Withstands indefinite short-circuit events on either output without latch-up-ensuring field reliability in unattended deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6216D282MR-G | Single-input dual-output; no independent IN pins; 200 mA per channel; 65 dB PSRR at 1 kHz | Lacks dual-input isolation-unsuitable for mixed-source designs requiring rail independence | Select only if board uses single VIN source and lower current/PSRR suffices |
| Ricoh RP512K282D-TR-F | 2.8 V / 2.7 V outputs; 300 mA; but no active discharge; higher IQ (120 µA/channel); 68 dB PSRR | Cannot support fast turn-off sequencing; less suitable for RF power-down timing-critical paths | Choose when active discharge is not required and cost is prioritized over noise/sequencing performance |
Compared with XC6216D282MR-G and RP512K282D-TR-F, the NCP154MX280270TAG uniquely provides dual independent inputs, active discharge, and superior PSRR/noise-making it the only option for high-fidelity RF and multi-source portable power architectures.
Availability
NCP154MX280270TAG is available at Aetrix Electronics and suitable for smartphone baseband power, RF front-end biasing, and wireless audio SoC core applications requiring stable component supply across high-volume production cycles.
Supply support for NCP154MX280270TAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCP154MX280270TAG belongs to onsemi's high-performance LDO family designed specifically for battery-powered RF and mobile SoC applications demanding ultra-low noise, dual-rail independence, and minimal footprint.
FAQ
What are the exact output voltages of the NCP154MX280270TAG?
The NCP154MX280270TAG provides precisely trimmed fixed outputs: OUT1 delivers 2.8 V ±2% and OUT2 delivers 2.7 V ±2%, validated over −40°C to +85°C operating temperature range. These values are factory-set and do not require external feedback resistors-ensuring consistent performance across production units without calibration.
Does the NCP154MX280270TAG require external capacitors for stability?
Yes-the NCP154MX280270TAG requires one 1 µF X5R/X7R ceramic capacitor from each output (OUT1 and OUT2) to GND, placed as close as possible to the pins. Input capacitors (1 µF per IN pin) are also recommended. The device is stable with these values and does not require additional ESR or bulk capacitance, simplifying layout and reducing BOM count.
How does the active discharge feature work on the NCP154MX280270TAG?
When either EN1 or EN2 falls below 0.4 V, the corresponding output is disabled and its active discharge transistor engages-a 50 Ω path pulls OUT1 or OUT2 to GND. This ensures rapid voltage decay (<100 µs for 1 µF load), preventing floating rails and enabling precise power sequencing in multi-rail systems like smartphone modems.
Can the NCP154MX280270TAG operate with different input voltages on IN1 and IN2?
Yes-the NCP154MX280270TAG supports independent input voltages on IN1 and IN2, each ranging from 1.9 V to 5.25 V. This allows flexible power architecture design, such as feeding OUT1 from a 3.3 V buck converter and OUT2 from a 4.2 V battery rail-without cross-regulation or shared noise coupling between channels.
What thermal protection mechanisms does the NCP154MX280270TAG include?
The NCP154MX280270TAG incorporates per-channel thermal shutdown that triggers at 160°C (typical) and resets at 140°C (20°C hysteresis). Each channel shuts down independently-so overheating on OUT1 does not affect OUT2 operation. This protects against sustained overload or poor heatsinking while maintaining partial system functionality during fault conditions.
NCP154MX280270TAG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.25V
- Voltage - Output (Min/Fixed):
- 2.7V, 2.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.275V @ 300mA, 0.27V @ 300mA
- Current - Output:
- 300mA, 300mA
- Current - Quiescent (Iq):
- 100 µA
- Current - Supply (Max):
- 200 µA
- PSRR:
- 75dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-XDFN (1.6x1.2)
NCP154MX280270TAG FAQ
1.How can I place an order for NCP154MX280270TAG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP154MX280270TAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP154MX280270TAG reliable?
The price and inventory of NCP154MX280270TAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP154MX280270TAG is usually 5 days.
3.What payment methods are accepted for NCP154MX280270TAG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP154MX280270TAG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP154MX280270TAG?
NCP154MX280270TAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP154MX280270TAG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP154MX280270TAG?
For technical support, including NCP154MX280270TAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP154MX280270TAG requirements.
6.How does Aetrix verify that NCP154MX280270TAG is sourced from the original manufacturer or authorized distributors?
All NCP154MX280270TAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP154MX280270TAG meets industry standards.
7.What is the process for return or replacement of NCP154MX280270TAG?
All NCP154MX280270TAG units undergo pre-shipment inspection (PSI). If there is an issue with NCP154MX280270TAG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP154MX280270TAG part is unused and in its original packaging.
Return procedure for NCP154MX280270TAG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP154MX280270TAG Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
