My Inquiry
My Account
onsemi NCP1592PAR2G
- Part No.:
- NCP1592PAR2G
- Manufacturer:
- onsemi
- Package:
- 28-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
NCP1592PAR2G.pdf
- Description:
- IC REG BUCK 0.891V 6A 28TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,475
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP1592PAR2G from onsemi is a 6 A synchronous buck PWM switcher with integrated high-side and low-side 30 mΩ MOSFETs, designed for space-constrained, high-efficiency point-of-load regulation. It operates from 3 V to 6 V input, delivers adjustable output down to 0.891 V with ±1.0% accuracy, and supports fixed (350/550 kHz) or adjustable (280–700 kHz) switching frequency - used in FPGA, DSP, and microprocessor power rails.
For engineers reviewing the NCP1592PAR2G datasheet, pinout, applications, or equivalent options, key selection criteria include its thermally enhanced TSSOP-28 EP package, integrated FETs eliminating external switches, programmable soft-start, power-good monitoring, and robust current-limit/thermal shutdown protection.
Technical Context
The NCP1592PAR2G implements adaptive dead-time control and a high-bandwidth error amplifier (90–110 dB open-loop gain, 3–5 MHz unity-gain bandwidth) to maintain tight regulation under fast load transients. Its PWM comparator features 70–85 ns propagation delay and leading-edge blanking to suppress noise-induced false triggering.
Internal UVLO (2.95 V start / 2.8 V stop with 160 mV hysteresis), thermal shutdown (135–165 °C trip), and peak-current limiting (7.2–12 A depending on VIN) provide layered system-level protection. The device supports both internal soft-start (3.35 ms typical) and external capacitor-programmable startup timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 6 A continuous - sufficient for mid-power FPGA core or I/O rail supply |
| Input Voltage Range | 3 V to 6 V - compatible with 3.3 V and 5 V intermediate bus architectures |
| Reference Voltage | 0.891 V ±1.0% - enables precise output setting down to sub-1 V with minimal drift |
| Switching Frequency | 280–700 kHz adjustable via RT resistor - allows optimization of size vs. efficiency trade-offs |
| High-Side RDS(on) | 30 mΩ @ 3 V VIN - ensures low conduction loss at typical low-input operation |
| Thermal Shutdown | 150 °C nominal trip - protects against sustained overload or poor PCB thermal design |
| Power Good Threshold | 90% of Vref - provides reliable output voltage validation before system enable |
Pinout & Package
Package: TSSOP-28 EP (Case 948BG), thermally enhanced with exposed PowerPAD soldered to AGND plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AGND (Pin 1) | Analog ground reference | Return path for compensation network, VBIAS cap, RT resistor, SYNC, and PowerPAD - must be isolated from PGND except at single-point connection |
| VSENSE (Pin 2) | Error amplifier inverting input | Connects to output divider - senses regulated voltage with 0.891 V reference; CMVR = 0 to VBIAS |
| COMP (Pin 3) | Error amplifier output | Drives external Type 2/3 compensation network; slew rate ±2.07–4.5 V/s |
| PWRGD (Pin 4) | Open-drain power-good signal | Asserts high when VSENSE ≥ 0.9 × Vref; sinks ≤225 mV @ 2.5 mA - used for sequencing and fault indication |
| BOOT (Pin 5) | Bootstrap gate drive supply | Requires 0.022–0.1 μF ceramic cap to PH - generates floating bias for high-side MOSFET gate |
| PH (Pins 6–14) | Phase node | Common drain connection of internal HS/LS FETs - connects directly to output inductor; handles full switching current |
| PGND (Pins 15–19) | Power ground return | High-current return for LS FET and input/output capacitors - requires large copper pour and multiple vias |
| VIN (Pins 20–24) | Main power input | Supplies HS/LS FETs and internal bias regulator - bypass with ≥10 μF X5R/X7R ceramic caps per pin |
| VBIAS (Pin 25) | Bias regulator output | 2.7–2.9 V regulated supply for internal circuits; requires 0.1–1.0 μF low-ESR ceramic cap to AGND |
| SS/ENA (Pin 26) | Soft-start/enable control | Dual-function: logic-enable threshold 0.82–1.40 V; external cap sets startup time (≈0.7 V / 5 μA × C) |
| SYNC (Pin 27) | Frequency synchronization | Accepts external clock (330–700 kHz); or selects internal 350/550 kHz via logic level |
| RT (Pin 28) | Frequency-setting resistor | Resistor to AGND sets switching frequency: f ≈ 100 kΩ / R (kHz) - e.g., 100 kΩ → 500 kHz |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 30 mΩ HS/LS MOSFETs | Eliminates need for external power switches, reducing BOM count and layout complexity |
| Adjustable soft-start (internal or external) | Prevents inrush current damage to input capacitors and downstream circuitry during power-up |
| Power-good open-drain output | Enables safe system sequencing by signaling valid output voltage before enabling downstream logic |
| Adaptive dead-time control | Minimizes shoot-through losses while maintaining robust gate drive across temperature and load |
| Thermally enhanced PowerPAD | Enables 6 A continuous operation with proper PCB copper area and via count (≥12 vias recommended) |
Applications
| High-Performance FPGA Core Supply | Low-Voltage DSP I/O Rail |
|---|---|
Use Scenario: Powering 1.2 V core of Xilinx Artix-7 or Intel Cyclone V FPGA with dynamic current demand up to 6 A. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering tightly regulated core voltage with fast transient response. Use Value: Integrated FETs and high-bandwidth error amplifier enable <1% load regulation and <50 μs recovery from 3 A step load. | Use Scenario: Supplying 1.8 V I/O bank of TI C66x DSP in wireless baseband processing unit. IC Role / Device Role / Timing Role: Point-of-load converter with programmable soft-start to coordinate with processor reset timing. Use Value: Adjustable 280–700 kHz switching allows use of smaller inductors while maintaining >90% efficiency at 4 A. |
| ASIC Memory Interface Supply | Notebook CPU Voltage Regulator |
Use Scenario: Generating 0.891 V DDR4 memory termination voltage (VTT) for high-speed SerDes interface. IC Role / Device Role / Timing Role: Precision reference-based buck converter operating in forced PWM mode for low-noise output. Use Value: 0.891 V ±1.0% reference and 0.03%/A load regulation ensure stable VTT within JEDEC tolerance. | Use Scenario: Secondary VR for Intel Core i5 mobile CPU in ultrabook platform requiring compact solution. IC Role / Device Role / Timing Role: Space-optimized buck regulator using TSSOP-28 EP package with thermal vias to PCB ground plane. Use Value: PowerPAD thermal design supports 6 A continuous load in 85 °C ambient without derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2315DJ-LF-Z | 4 A rated, 3.3–18 V input, fixed 500 kHz, no SYNC or RT pin | Lacks frequency programming and synchronization; lower current rating | Select when board space is critical and 4 A suffices; not suitable for 6 A or synchronized multi-rail systems |
| TPS54620RGYT | 6 A rated, 4.5–17 V input, 350–650 kHz adjustable, integrated boot diode | Higher minimum input voltage; includes bootstrap diode but lacks PWRGD output | Choose for higher VIN systems (>4.5 V); omit if power-good sequencing is required |
Compared with MP2315DJ-LF-Z and TPS54620RGYT, the NCP1592PAR2G uniquely combines 6 A capability, 3 V minimum input, programmable soft-start, PWRGD signaling, and full frequency adjustability - making it optimal for low-voltage, high-density POL designs where precision and flexibility are critical.
Availability
NCP1592PAR2G is available at Aetrix Electronics and suitable for FPGA power delivery, DSP I/O regulation, and notebook CPU voltage conversion requiring stable component supply across production lifecycles.
Supply support for NCP1592PAR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCP1592PAR2G belongs to onsemi's high-efficiency DC-DC converter product line, engineered specifically for low-voltage, high-current point-of-load regulation in space-constrained digital systems.
FAQ
What is the minimum input voltage required for NCP1592PAR2G to start up?
The NCP1592PAR2G incorporates an under-voltage lockout (UVLO) circuit with a nominal start threshold of 2.95 V. Startup begins only when VIN exceeds this value; operation continues until VIN falls below 2.8 V. This ensures reliable initialization and prevents erratic behavior during brown-out conditions. The NCP1592PAR2G will not switch or regulate below 2.95 V.
How is the output voltage set on the NCP1592PAR2G?
The NCP1592PAR2G uses an internal 0.891 V reference voltage. Output voltage is set externally via a resistor divider from VOUT to AGND, connected to the VSENSE pin (Pin 2). For example, a 9.76 kΩ top resistor and 10 kΩ bottom resistor yields 3.3 V output. The reference accuracy is ±1.0%, ensuring tight regulation across temperature and load for the NCP1592PAR2G.
Can the NCP1592PAR2G be synchronized to an external clock?
Yes, the NCP1592PAR2G supports external synchronization via the SYNC pin (Pin 27) over a 330–700 kHz range. To synchronize, apply a clean square wave to SYNC and connect an RT resistor to AGND set for ~80% of the external frequency. The NCP1592PAR2G will phase-lock to the external signal, enabling noise-sensitive or multi-rail coordinated switching.
What thermal design guidelines apply to the NCP1592PAR2G?
The NCP1592PAR2G uses a TSSOP-28 EP package with an exposed PowerPAD requiring soldering to a dedicated AGND copper plane. Recommended thermal vias: eight 0.013″ vias under the pad plus four 0.018″ vias elsewhere. A 3″ × 3″ 1 oz copper area is advised for full 6 A operation at 85 °C ambient. Thermal resistance junction-to-air is 18.2 °C/W with proper layout - critical for reliability of the NCP1592PAR2G.
Does the NCP1592PAR2G support pre-biased output startup?
No - the NCP1592PAR2G does not support true pre-biased startup. During soft-start, the internal reference ramps from 0 V to 0.891 V; if the output is already biased above this level, the control loop may discharge the output capacitor through the internal MOSFETs, risking device damage. External circuitry or sequencing must ensure VOUT ≈ 0 V at startup for safe operation of the NCP1592PAR2G.
NCP1592PAR2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.891V
- Voltage - Output (Max):
- 5.4V
- Current - Output:
- 6A
- Frequency - Switching:
- 350kHz, 500kHz, 280kHz ~ 700kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-TSSOP-EP
NCP1592PAR2G FAQ
1.How can I place an order for NCP1592PAR2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP1592PAR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP1592PAR2G reliable?
The price and inventory of NCP1592PAR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP1592PAR2G is usually 5 days.
3.What payment methods are accepted for NCP1592PAR2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP1592PAR2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP1592PAR2G?
NCP1592PAR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP1592PAR2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP1592PAR2G?
For technical support, including NCP1592PAR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP1592PAR2G requirements.
6.How does Aetrix verify that NCP1592PAR2G is sourced from the original manufacturer or authorized distributors?
All NCP1592PAR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP1592PAR2G meets industry standards.
7.What is the process for return or replacement of NCP1592PAR2G?
All NCP1592PAR2G units undergo pre-shipment inspection (PSI). If there is an issue with NCP1592PAR2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP1592PAR2G part is unused and in its original packaging.
Return procedure for NCP1592PAR2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP1592PAR2G Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
