onsemi NCP161AFCT500T2G
- Part No.:
- NCP161AFCT500T2G
- Manufacturer:
- onsemi
- Package:
- 4-XFBGA, WLCSP
- Datasheet:
-
NCP161AFCT500T2G.pdf
- Description:
- IC REG LINEAR 5V 450MA 4WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,152
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP161AFCT500T2G from onsemi is a 450 mA ultra-low-noise, high-PSRR LDO regulator with 5.0 V fixed output, 150 mV dropout at full load, ±2% output accuracy over load/temperature, and 10 µVRMS integrated noise (10 Hz–100 kHz). It delivers stable power to RF transceivers and analog signal chains in space-constrained portable devices.
For engineers reviewing the NCP161AFCT500T2G datasheet, pinout, applications, or equivalent options, key selection criteria include its 98 dB PSRR at 1 kHz, active discharge capability, compatibility with 1 µF ceramic input/output capacitors, and WLCSP4 0.64 mm × 0.64 mm package for high-density PCB layouts.
Technical Context
The NCP161AFCT500T2G employs a PMOS pass transistor architecture enabling low dropout and inherent reverse-current protection. Its bandgap reference and integrated soft-start ensure precise regulation and controlled turn-on behavior under varying load and line conditions.
It features active output discharge (280 Ω pull-down), thermal shutdown (160 °C trip, 140 °C reset), and current limiting (700 mA typ.) - all operating across −40 °C to +125 °C junction temperature. The EN pin supports logic-level enable/disable with 1.2 V high-threshold and 0.4 V low-threshold.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 5.0 V ±2% - eliminates external feedback network; suitable for powering 5 V-tolerant analog/RF ICs without trimming. |
| Max Output Current | 450 mA continuous - sufficient for RF power amplifiers, ADC/DAC bias rails, and multi-core sensor subsystems. |
| Dropout Voltage | 150 mV at 450 mA - enables operation from 5.15 V input, preserving headroom in battery-powered 5 V systems. |
| PSRR | 98 dB at 1 kHz - suppresses switching noise from adjacent DC-DC converters feeding the same battery rail. |
| Output Noise | 10 µVRMS (10 Hz–100 kHz) - meets stringent phase-noise requirements of VCOs, PLLs, and high-resolution SAR ADCs. |
| Quiescent Current | 18 µA typ. - extends battery life in always-on sensor nodes and low-power IoT endpoints. |
| Enable Threshold | VENH = 1.2 V, VENL = 0.4 V - compatible with 1.8 V and 3.3 V GPIOs without level-shifting. |
Pinout & Package
Package: WLCSP4 (0.64 mm × 0.64 mm × 0.33 mm), Pb-free, RoHS-compliant, bottom-exposed pad tied to GND for thermal relief.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN | Input voltage supply | Accepts 1.9–5.5 V input; requires 1 µF X7R/X5R ceramic capacitor placed adjacent to minimize trace inductance. |
| OUT | Regulated output | Delivers stable 5.0 V; must be bypassed with 1 µF ceramic capacitor; supports active discharge when disabled. |
| EN | Enable control input | Logic-compatible enable: >1.2 V enables regulation; <0.4 V disables and activates 280 Ω output discharge path. |
| GND | Ground reference | Common return for IN, OUT, and EN; exposed pad must be soldered to PCB ground plane for optimal thermal performance. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low noise | 10 µVRMS (10 Hz–100 kHz) - preserves SNR in RF front-ends and precision analog signal paths. |
| High PSRR | 98 dB @ 1 kHz - rejects ripple from shared buck converter outputs without additional filtering stages. |
| Active output discharge | 280 Ω internal pull-down - ensures rapid VOUT decay during disable, preventing back-powering of downstream circuitry. |
| Low quiescent current | 18 µA typ. - enables multi-week operation from coin-cell batteries in maintenance-free sensor applications. |
| Stable with 1 µF ceramics | No ESR requirement for CIN/COUT - simplifies BOM and layout by eliminating need for specialized tantalum or polymer caps. |
Applications
| 5G mmWave Front-End Module Power | High-Speed ADC/DAC Bias Rail |
|---|---|
|
Use Scenario: Powers low-noise amplifiers (LNAs) and mixers in 5G NR FR2 modules where supply ripple directly impacts EVM and ACLR. IC Role / Device Role / Timing Role: Primary LDO for RF signal chain biasing; provides clean 5.0 V rail isolated from noisy system DC-DC converters. Use Value: 98 dB PSRR and 10 µVRMS noise prevent degradation of receiver sensitivity and transmitter spectral purity. |
Use Scenario: Supplies reference and analog core voltage to 16-bit+ SAR ADCs and high-fidelity audio DACs in portable test equipment. IC Role / Device Role / Timing Role: Precision analog LDO delivering stable 5.0 V to ADC VDDA and DAC AVDD pins. Use Value: ±2% output accuracy and ultra-low noise maintain ENOB performance across temperature and load variations. |
| Smartphone Camera ISP Core Supply | WLAN/BT SoC Analog Subsystem |
|
Use Scenario: Powers image signal processor (ISP) analog blocks and CIS sensor interface circuits requiring fast transient response and minimal supply-induced jitter. IC Role / Device Role / Timing Role: Dedicated 5.0 V LDO for ISP analog domain; supports dynamic load steps up to 450 mA during burst capture. Use Value: 40 mV load transient deviation (1 mA ↔ 450 mA) and 120 µs turn-on time ensure consistent image quality during rapid scene changes. |
Use Scenario: Supplies analog PHY, crystal oscillator buffer, and RF synthesizer blocks in dual-band WLAN/BT combo chips. IC Role / Device Role / Timing Role: Low-noise 5.0 V source for RF clock generation and baseband analog sections. Use Value: Active discharge prevents hold-up voltage on analog rails during sleep/wake transitions, reducing wake-up latency and leakage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B502MR-G | 500 mA output, 250 mV dropout at 500 mA, 25 µVRMS noise, no active discharge | Lacks active discharge; higher dropout limits use in low-headroom 5 V systems | Select when higher current margin is needed and active discharge is not required. |
| Richtek RT9080A-50PU5 | 500 mA output, 200 mV dropout at 500 mA, 40 µVRMS noise, 1.6 µA IQ | Higher noise degrades RF/analog performance; lower IQ benefits ultra-low-power standby | Prefer for battery-critical standby modes where noise sensitivity is secondary. |
Compared with XC6210B502MR-G and RT9080A-50PU5, the NCP161AFCT500T2G uniquely balances ultra-low noise (10 µVRMS), high PSRR (98 dB), active discharge, and compact WLCSP4 packaging - making it optimal for RF-analog co-location in miniaturized wireless devices.
Availability
NCP161AFCT500T2G is available at Aetrix Electronics and suitable for 5G front-end modules, high-speed data acquisition systems, and smartphone camera subsystems requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for NCP161AFCT500T2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and IoT applications.
The NCP161 series was designed specifically for RF and high-performance analog circuits - prioritizing ultra-low noise, high PSRR, and fast transient response in ultra-small packages like WLCSP4 and XDFN4.
FAQ
What is the maximum input voltage rating for the NCP161AFCT500T2G?
The NCP161AFCT500T2G has an absolute maximum input voltage rating of 6 V. Operation above 5.5 V is outside the recommended operating range and may compromise reliability or parametric performance. For sustained 5.0 V output, VIN should remain ≤5.5 V to maintain 150 mV dropout margin and avoid thermal stress.
Does the NCP161AFCT500T2G require external compensation components?
No, the NCP161AFCT500T2G is internally compensated and stable with 1 µF ceramic input and output capacitors. No external resistors, capacitors, or ESR networks are needed - simplifying design and reducing BOM count while maintaining stability across temperature and load.
How does the active discharge function operate in the NCP161AFCT500T2G?
When the EN pin voltage falls below 0.4 V, the NCP161AFCT500T2G disables regulation and activates an internal 280 Ω pull-down resistor between OUT and GND. This discharges the output capacitance rapidly, preventing back-powering of downstream circuitry and ensuring clean power sequencing in multi-rail systems.
Can the NCP161AFCT500T2G be used with 0201-size 1 µF ceramic capacitors?
Yes - the NCP161AFCT500T2G is characterized to remain stable with minimum effective output capacitance of 0.7 µF, accommodating capacitance loss in small-case MLCCs (e.g., 0201) due to DC bias. X7R or X5R dielectrics are recommended to ensure stable performance across −40 °C to +125 °C.
What thermal derating applies to the NCP161AFCT500T2G in a typical 2-layer PCB layout?
In a standard 2-layer PCB with 1 oz copper and 100 mm² ground pad area, the NCP161AFCT500T2G (WLCSP4) exhibits ~108 °C/W junction-to-ambient thermal resistance. At 450 mA load and 5.5 V input, power dissipation is ~225 mW; this yields ~24 °C temperature rise above ambient - well within safe operating limits up to +125 °C junction.
NCP161AFCT500T2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 4-XFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.19V @ 450mA
- Current - Output:
- 450mA
- Current - Quiescent (Iq):
- 23 µA
- Current - Supply (Max):
- -
- PSRR:
- 91dB ~ 48dB (100Hz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Soft Start
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-WLCSP (0.64x0.64)
NCP161AFCT500T2G FAQ
1.How can I place an order for NCP161AFCT500T2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP161AFCT500T2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP161AFCT500T2G reliable?
The price and inventory of NCP161AFCT500T2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP161AFCT500T2G is usually 5 days.
3.What payment methods are accepted for NCP161AFCT500T2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP161AFCT500T2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP161AFCT500T2G?
NCP161AFCT500T2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP161AFCT500T2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP161AFCT500T2G?
For technical support, including NCP161AFCT500T2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP161AFCT500T2G requirements.
6.How does Aetrix verify that NCP161AFCT500T2G is sourced from the original manufacturer or authorized distributors?
All NCP161AFCT500T2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP161AFCT500T2G meets industry standards.
7.What is the process for return or replacement of NCP161AFCT500T2G?
All NCP161AFCT500T2G units undergo pre-shipment inspection (PSI). If there is an issue with NCP161AFCT500T2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP161AFCT500T2G part is unused and in its original packaging.
Return procedure for NCP161AFCT500T2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP161AFCT500T2G Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

