onsemi NCP171AMX080060TCG
- Part No.:
- NCP171AMX080060TCG
- Manufacturer:
- onsemi
- Package:
- 4-XDFN Exposed Pad
- Datasheet:
-
NCP171AMX080060TCG.pdf
- Description:
- IC REG LINEAR 0.8V 80MA 4XDFN
- Quantity:
- Payment:

- Shipping:

Inventory:5,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP171AMX080060TCG from onsemi is an ultra-low-quiescent-current dual-mode LDO regulator delivering 80 mA in Active Mode and consuming only 50 nA in Low Power Mode. It features factory-programmed 60 mV output voltage offset between modes, operates from 1.7 V to 5.5 V input, and is packaged in a 1.2 mm × 1.2 mm XDFN4 package - ideal for battery-powered IoT sensors requiring long operational life and dynamic power-state switching.
For engineers reviewing the NCP171AMX080060TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its 50 nA low-power IQ, 60 mV factory-set voltage scaling, ECO-pin-controlled mode transition, ±2% output accuracy in Active Mode, and thermal shutdown protection - all validated for use in space-constrained, energy-critical embedded systems.
Technical Context
The NCP171AMX080060TCG implements a dual-path internal architecture with separate low-power and active-mode regulation circuits, enabling dynamic switching via the ECO pin. Its voltage scaling is fixed at 60 mV (as indicated by the "060" suffix), meaning the Low Power Mode output is precisely 60 mV below the nominal 0.8 V Active Mode output (i.e., 0.74 V).
It integrates active output discharge (RDS(on) ≈ 50 Ω), current limiting (140–170 mA in Active Mode), and thermal shutdown at 165 °C with 20 °C hysteresis. The device defaults to Active Mode for 35 ms at startup regardless of ECO state to ensure stable capacitor charging and load initialization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage (Active) | 0.8 V nominal, ±2% accuracy over −40°C to +85°C - ensures stable core supply for ultra-low-voltage MCUs. |
| Output Offset (Low Power) | 60 mV factory-programmed reduction - lowers system sleep power without external reconfiguration. |
| Quiescent Current (LP) | 50 nA typical at 25°C - extends battery life in multi-year sensor deployments. |
| Max Output Current | 80 mA in Active Mode, 5 mA in Low Power Mode - supports intermittent sensing bursts while minimizing idle drain. |
| Dropout Voltage | 41 mV typical at 80 mA / 3.3 V output - enables high efficiency even near input rail collapse. |
| PSRR | 65 dB at 1 kHz in Active Mode - suppresses noise from noisy shared power rails in mixed-signal systems. |
| Enable Threshold | VENA(H) = 1.2 V, VENA(L) = 0.4 V - compatible with standard GPIO logic levels for host-controlled power sequencing. |
Pinout & Package
Package: XDFN4, 1.2 mm × 1.2 mm, 0.4 mm height, exposed thermal pad (Pin 5/EP = GND). RoHS-compliant, halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - ECO | Mode control input | Pulling low (≤ 0.2 V) forces Low Power Mode; pulling high (≥ 0.5 V) enables Active Mode - enables firmware-driven power-state optimization. |
| 2 - OUT | Regulated output | Delivers stable 0.8 V (Active) or 0.74 V (Low Power); includes active discharge path to GND when disabled. |
| 3 - IN | Input supply | Accepts 1.7–5.5 V; requires 1.0 µF ceramic decoupling placed adjacent to pin for stability and transient response. |
| 4 - ENA | Enable input | Logic-high ≥ 1.2 V enables regulation; ≤ 0.4 V disables output and reduces VIN current to 30 nA - supports deep-sleep system control. |
| 5 (EP) - GND | Power ground / thermal pad | Primary return path and thermal conduction interface; must be soldered to large PCB copper area for thermal relief. |
Key Features
| Feature | Design Value |
|---|---|
| Dual power mode | Externally selectable Active (80 mA, 65 dB PSRR) and Low Power (50 nA IQ, 5 mA load) modes - eliminates need for discrete power gating. |
| Factory-programmed offset | Fixed 60 mV voltage reduction in Low Power Mode - removes external resistor networks or DACs for adaptive voltage scaling. |
| Active output discharge | Internal 50 Ω NMOS pull-down on OUT - ensures rapid, controlled turn-off during mode transitions or shutdown. |
| Thermal protection | 165 °C shutdown with 20 °C hysteresis - prevents damage during sustained overload or poor PCB thermal design. |
| Small footprint | XDFN4 1.2 × 1.2 mm package - fits within tight board real estate constraints typical of wearable and node-level IoT designs. |
Applications
| Wireless Sensor Node | Ultra-Low-Power MCU Supply |
|---|---|
Use Scenario: Battery-operated environmental sensor transmitting data every 5 minutes via BLE or LoRaWAN. IC Role / Device Role: Primary voltage regulator supplying the MCU, radio, and analog front-end during active measurement and transmission phases. Use Value: 50 nA quiescent current extends 250 mAh coin-cell life beyond 10 years; 60 mV voltage scaling reduces sleep-mode power by ~7.5% at 0.74 V vs. 0.8 V. | Use Scenario: Sub-1V ARM Cortex-M0+ microcontroller operating in deep-sleep mode >99.9% of time. IC Role / Device Role: Core power source with dynamic voltage scaling synchronized to CPU wake/sleep states via ECO pin. Use Value: Eliminates need for external PMIC or discrete MOSFET switch; maintains ±2% output accuracy across temperature while enabling <1 µA system sleep current. |
| RFID Reader Peripheral | Portable Medical Monitor |
Use Scenario: Handheld UHF RFID reader with intermittent tag interrogation bursts and extended standby periods. IC Role / Device Role: Supplies power to the RF front-end IC and baseband processor during short-duration read cycles. Use Value: 35 ms forced Active Mode at startup ensures reliable capacitor charging before first RF burst; 80 mA peak current supports fast RF amplifier turn-on. | Use Scenario: Wearable ECG patch recording biopotential signals continuously for 72 hours on a single charge. IC Role / Device Role: Regulates power to analog signal chain (ADC, op-amps) and Bluetooth LE transceiver during acquisition and telemetry phases. Use Value: 65 dB PSRR at 1 kHz rejects switching noise from DC-DC converters; low 54 µVRMS output noise preserves signal integrity in sub-µV biomedical measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1703T-0802E/MB | Fixed 0.8 V output, 2.5 µA IQ, no dual-mode or voltage scaling - lacks ECO control and ultra-low-power capability. | Suitable for always-on, non-battery-critical applications where 50 nA is unnecessary. | Select only if system does not require dynamic power-state switching or multi-year battery life. |
| Torex XC6210B082MR-G | 0.8 V output, 250 nA IQ, no programmable offset or ECO pin - offers lower integration but higher quiescent current than NCP171AMX080060TCG. | Fits cost-sensitive, low-complexity designs where 200 nA extra IQ is acceptable. | Choose when board space allows slightly larger SOT-23-5 and 200 nA additional sleep current is tolerable. |
Compared with MCP1703T-0802E/MB and XC6210B082MR-G, the NCP171AMX080060TCG uniquely delivers 50 nA quiescent current with factory-programmed 60 mV voltage scaling and ECO-controlled dual-mode operation - making it the only option capable of supporting decade-long battery life with adaptive voltage management in compact IoT nodes.
Availability
NCP171AMX080060TCG is available at Aetrix Electronics and suitable for wireless sensor nodes, portable medical monitors, RFID peripherals, and ultra-low-power MCU supply applications requiring stable component supply, long-lifecycle support, and guaranteed traceability.
Supply support for NCP171AMX080060TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and IoT applications.
The NCP171AMX080060TCG belongs to the SLIQ (Super Low IQ) LDO family, designed specifically for battery-powered edge devices demanding nanoscale quiescent current, precise voltage scaling, and robust thermal behavior in miniature packages.
FAQ
What is the exact output voltage of NCP171AMX080060TCG in Active and Low Power Modes?
The NCP171AMX080060TCG has a nominal Active Mode output voltage of 0.8 V (±2% over temperature). Its Low Power Mode output is factory-programmed to be exactly 60 mV lower - i.e., 0.74 V - with the same ±2% tolerance. This 60 mV offset is encoded in the "060" portion of the part number and cannot be adjusted externally.
How does the ECO pin control mode switching on NCP171AMX080060TCG?
The ECO pin on NCP171AMX080060TCG functions as a digital control input: pulling ECO ≤ 0.2 V (logic low) forces Low Power Mode (50 nA IQ), while driving ECO ≥ 0.5 V (logic high) selects Active Mode (80 mA capability). The transition is immediate and does not require debouncing; the device defaults to Active Mode for 35 ms at power-up regardless of ECO state.
Does NCP171AMX080060TCG support active output discharge, and how does it behave?
Yes, NCP171AMX080060TCG includes an integrated active output discharge transistor. When the ENA pin is driven below 0.4 V (disable state), the internal NMOS connects OUT to GND with RDS(on) ≈ 50 Ω, rapidly discharging the output capacitor. This feature ensures predictable, fast turn-off and prevents floating outputs that could cause downstream latch-up or leakage.
What is the maximum input voltage rating and thermal limit for NCP171AMX080060TCG?
The absolute maximum input voltage for NCP171AMX080060TCG is 6.0 V, and its thermal shutdown activates at 165 °C with 20 °C hysteresis. The device's thermal resistance (RJA) is 170 °C/W on a standard 40 mm × 40 mm FR4 board with 2-ounce copper. Exceeding 85 °C junction temperature continuously may impact long-term reliability - proper PCB thermal pad layout is essential.
Can NCP171AMX080060TCG be used with ceramic output capacitors, and what value is recommended?
Yes, NCP171AMX080060TCG is optimized for 1.0 µF ceramic output capacitors (X5R/X7R), which must be placed as close as possible to the OUT and GND pins. Larger values up to 4.7 µF are permissible for improved transient response, but parallel ceramic capacitors should be avoided as they may induce instability. Tantalum capacitors are not recommended due to their higher ESR.
NCP171AMX080060TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 4-XDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -
- Current - Output:
- 80mA
- Current - Quiescent (Iq):
- 95 µA
- Current - Supply (Max):
- -
- PSRR:
- 65dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-XDFN (1.2x1.2)
NCP171AMX080060TCG FAQ
1.How can I place an order for NCP171AMX080060TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP171AMX080060TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP171AMX080060TCG reliable?
The price and inventory of NCP171AMX080060TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP171AMX080060TCG is usually 5 days.
3.What payment methods are accepted for NCP171AMX080060TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP171AMX080060TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP171AMX080060TCG?
NCP171AMX080060TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP171AMX080060TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP171AMX080060TCG?
For technical support, including NCP171AMX080060TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP171AMX080060TCG requirements.
6.How does Aetrix verify that NCP171AMX080060TCG is sourced from the original manufacturer or authorized distributors?
All NCP171AMX080060TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP171AMX080060TCG meets industry standards.
7.What is the process for return or replacement of NCP171AMX080060TCG?
All NCP171AMX080060TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP171AMX080060TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP171AMX080060TCG part is unused and in its original packaging.
Return procedure for NCP171AMX080060TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP171AMX080060TCG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

