My Inquiry
My Account
onsemi NCP171AMX080075TCG
- Part No.:
- NCP171AMX080075TCG
- Manufacturer:
- onsemi
- Package:
- 4-XDFN Exposed Pad
- Datasheet:
-
NCP171AMX080075TCG.pdf
- Description:
- IC REG LINEAR 0.8V 80MA 4XDFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,889
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP171AMX080075TCG from onsemi is an ultra-low-quiescent-current dual-mode LDO regulator delivering 0.8 V nominal output in Active Mode and 0.75 V (50 mV offset) in Low Power Mode, with 50 nA IQ at no load and 80 mA output capability. It features externally controlled ECO pin mode switching, active output discharge, ±2% output accuracy, and 41 mV typical dropout at 80 mA - optimized for battery-powered IoT and RFID endpoints requiring multi-decade runtime.
For engineers reviewing the NCP171AMX080075TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its factory-programmed 50 mV low-power voltage offset, XDFN4 1.2×1.2 mm package footprint, ECO/ENA dual-control interface, and guaranteed 50 nA quiescent current across −40°C to +85°C.
Technical Context
The NCP171AMX080075TCG implements a dual-path internal architecture: one optimized for ultra-low IQ (50 nA) and 5 mA load in Low Power Mode, and another for high PSRR (65 dB @ 1 kHz), fast transient response, and 80 mA delivery in Active Mode. Mode selection is deterministic - ECO pin < 0.2 V forces Low Power Mode; > 0.5 V enables Active Mode - with no hysteresis or auto-transition.
Its voltage scaling is fixed and factory-programmed: the 0.75 V Low Power output is precisely offset from the 0.8 V Active output by 50 mV, enabling system-level sleep power reduction without external feedback adjustment. Startup defaults to Active Mode for 35 ms to ensure stable capacitor charging before ECO-controlled mode transition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 0.8 V (Active Mode), 0.75 V (Low Power Mode) - fixed 50 mV factory offset enables predictable sleep-state power savings |
| Quiescent Current | 50 nA at no load, Low Power Mode - enables >10-year battery life in always-on sensor nodes |
| Max Output Current | 80 mA (Active), 5 mA (Low Power) - supports intermittent high-current MCU wakeups while sustaining ultra-low background draw |
| Dropout Voltage | 41 mV typ. @ 80 mA, VOUT = 3.3 V - ensures regulation down to VIN = 0.841 V when VOUT = 0.8 V |
| PSRR | 65 dB @ 1 kHz, Active Mode - suppresses ripple from noisy shared rails in compact portable designs |
| Accuracy | ±2% over −40°C to +85°C, Active Mode - eliminates need for post-regulation trimming in cost-sensitive consumer devices |
| Enable Threshold | VENA(H) = 1.2 V, VENA(L) = 0.4 V - compatible with 1.8 V and 3.3 V logic without level-shifting |
Pinout & Package
XDFN4 1.2 × 1.2 mm package with exposed thermal pad (Case 711BC); 4 signal pins + EP (GND). Compatible with standard 0201-class reflow profiles and IPC-7351B land pattern.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - ECO | Mode control input | Pulling to GND selects Low Power Mode (50 nA IQ, 5 mA max); pulling to VOUT selects Active Mode (80 mA, 65 dB PSRR) |
| 2 - OUT | Regulated output | Delivers stable 0.8 V (Active) or 0.75 V (Low Power); includes active discharge NMOS (RDS(on) ≈ 50 Ω) for fast turn-off |
| 3 - IN | Input supply | Accepts 1.7–5.5 V; dropout as low as 41 mV enables operation from single-cell Li-ion or coin cells |
| 4 - ENA | Enable/disable control | Voltage > 1.2 V enables regulator; < 0.4 V disables with 30 nA shutdown current and forced VOUT discharge |
| 5 (EP) - GND | Power ground / thermal pad | Exposed pad must be soldered to PCB ground plane for thermal relief (RJA = 170°C/W) and EMI reduction |
Key Features
| Feature | Design Value |
|---|---|
| Dual Power Mode Control | ECO pin provides deterministic, externally driven switching between 50 nA/5 mA and 80 mA/65 dB PSRR operating points |
| Factory-Programmed Voltage Offset | Fixed 50 mV drop in Low Power Mode (0.75 V vs. 0.8 V) - eliminates external resistor networks and calibration overhead |
| Active Output Discharge | Internal 50 Ω NMOS pulls VOUT to GND during disable or ECO-triggered Low Power entry - prevents floating outputs in sequenced systems |
| Ultra-Low Dropout | 41 mV typ. @ 80 mA ensures regulation from 1.7 V input even at 0.8 V output - critical for single-cell energy harvesting |
| Thermal Shutdown | 165°C trip with 20°C hysteresis - protects against sustained overload in sealed enclosures without external monitoring |
Applications
| Wearable Health Sensors | Smart RFID Tags |
|---|---|
|
Use Scenario: Continuous ECG/PPG sensing with 10-second wakeup intervals and sub-μA background processing. IC Role / Device Role / Timing Role: Primary power rail for ultra-low-power microcontroller and analog front-end during both active measurement and deep-sleep states. Use Value: 50 nA quiescent current extends CR2032 battery life beyond 7 years; 50 mV voltage offset reduces sleep-mode power by 6.25% at fixed load. |
Use Scenario: Passive UHF RFID tag with integrated sensor telemetry and backscatter modulation. IC Role / Device Role / Timing Role: Regulates harvested RF energy to stable 0.8 V for digital logic and 0.75 V for analog sensor bias during idle periods. Use Value: Dual-mode operation matches intermittent RF field exposure - Active Mode powers burst transmission; Low Power Mode sustains sensor readiness at 50 nA. |
| Industrial Wireless Node | Asset Tracking Beacon |
|
Use Scenario: LoRaWAN endpoint monitoring temperature/humidity every 15 minutes with GPS-assisted location reporting. IC Role / Device Role / Timing Role: Supplies regulated 0.8 V to MCU and radio transceiver; transitions to 0.75 V during 14.9-minute sleep cycles. Use Value: 80 mA peak current supports simultaneous GPS acquisition and LoRa transmission; 50 nA sleep current enables 10+ year operation on AA primary cells. |
Use Scenario: Bluetooth LE beacon in cold-chain logistics, logging temperature every 30 seconds and transmitting hourly via BLE. IC Role / Device Role / Timing Role: Powers BLE SoC (e.g., nRF52833) in Active Mode during TX bursts and switches to Low Power Mode for sensor sampling and retention. Use Value: Factory-set 50 mV offset avoids firmware-based voltage scaling complexity; XDFN4 footprint minimizes PCB area in space-constrained epoxy-encapsulated housings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B082MR-G | Single-mode LDO; 250 nA IQ, 0.8 V fixed output; no voltage offset or ECO control | Lacks dual-mode capability and programmable sleep voltage - requires external logic for mode management | Select when only ultra-low IQ is needed and system-level mode control is already implemented |
| Richtek RT9080-08PU5 | Single-mode LDO; 300 nA IQ, 0.8 V output; includes enable but no ECO pin or voltage offset | No Low Power Mode voltage scaling - fixed 0.8 V output in all states limits sleep power optimization | Choose for simpler BOM where 50 nA IQ and 50 mV offset are non-critical |
Compared with XC6210B082MR-G and RT9080-08PU5, the NCP171AMX080075TCG uniquely integrates factory-programmed 50 mV voltage offset and deterministic ECO pin control - eliminating external components and firmware overhead required to achieve equivalent system-level power savings.
Availability
NCP171AMX080075TCG is available at Aetrix Electronics and suitable for IoT sensor nodes, RFID tag designs, and portable medical monitors requiring stable component supply with guaranteed long-term manufacturability and RoHS-compliant packaging.
Supply support for NCP171AMX080075TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient silicon solutions for automotive, industrial, cloud, and IoT applications, with leadership in power management and signal conditioning.
The NCP171AMX080075TCG belongs to onsemi's SLIQ (Super Low IQ) LDO family, engineered specifically for battery-powered edge devices where multi-year operational lifetime and deterministic low-power state transitions are mandatory design requirements.
FAQ
What is the factory-programmed voltage offset of the NCP171AMX080075TCG?
The NCP171AMX080075TCG has a factory-programmed 50 mV offset: its Low Power Mode output is fixed at 0.75 V, while Active Mode delivers 0.8 V. This offset is laser-trimmed during manufacturing and cannot be adjusted externally - it enables precise, repeatable sleep-mode power reduction without software or external components.
How does the ECO pin control mode switching on the NCP171AMX080075TCG?
The ECO pin on the NCP171AMX080075TCG is a dedicated mode selector: driving it below 0.2 V forces Low Power Mode (50 nA IQ, 5 mA max), while driving it above 0.5 V enables Active Mode (80 mA, 65 dB PSRR). The transition is immediate and deterministic - no internal delays or hysteresis are applied.
Does the NCP171AMX080075TCG support active output discharge, and how is it implemented?
Yes, the NCP171AMX080075TCG includes an internal active discharge NMOS (RDS(on) ≈ 50 Ω) connected between OUT and GND. It activates automatically during ENA-driven shutdown or ECO-triggered Low Power Mode entry, ensuring VOUT discharges rapidly - critical for systems requiring strict power sequencing or avoiding floating outputs.
What is the maximum input voltage rating for the NCP171AMX080075TCG?
The absolute maximum input voltage for the NCP171AMX080075TCG is 6.0 V, per Table 2 of the datasheet. However, the recommended operating range is 1.7 V to 5.5 V. Exceeding 6.0 V risks permanent damage, and operation above 5.5 V voids parametric guarantees including dropout, PSRR, and accuracy.
Is the NCP171AMX080075TCG RoHS-compliant and lead-free?
Yes, the NCP171AMX080075TCG is Pb-free, halogen-free/BFR-free, and fully RoHS-compliant per the manufacturer's declaration in the datasheet Features section. Its XDFN4 package uses matte tin lead finish and meets JEDEC J-STD-020 moisture sensitivity level 1 (MSL1) for standard SMT assembly.
NCP171AMX080075TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 4-XDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -
- Current - Output:
- 80mA
- Current - Quiescent (Iq):
- 95 µA
- Current - Supply (Max):
- -
- PSRR:
- 65dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-XDFN (1.2x1.2)
NCP171AMX080075TCG FAQ
1.How can I place an order for NCP171AMX080075TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP171AMX080075TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP171AMX080075TCG reliable?
The price and inventory of NCP171AMX080075TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP171AMX080075TCG is usually 5 days.
3.What payment methods are accepted for NCP171AMX080075TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP171AMX080075TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP171AMX080075TCG?
NCP171AMX080075TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP171AMX080075TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP171AMX080075TCG?
For technical support, including NCP171AMX080075TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP171AMX080075TCG requirements.
6.How does Aetrix verify that NCP171AMX080075TCG is sourced from the original manufacturer or authorized distributors?
All NCP171AMX080075TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP171AMX080075TCG meets industry standards.
7.What is the process for return or replacement of NCP171AMX080075TCG?
All NCP171AMX080075TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP171AMX080075TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP171AMX080075TCG part is unused and in its original packaging.
Return procedure for NCP171AMX080075TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP171AMX080075TCG Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
