My Inquiry
My Account
onsemi NCP171AMX120100TCG
- Part No.:
- NCP171AMX120100TCG
- Manufacturer:
- onsemi
- Package:
- 4-XDFN Exposed Pad
- Datasheet:
-
NCP171AMX120100TCG.pdf
- Description:
- IC REG LINEAR 1.2V 80MA 4XDFN
- Quantity:
- Payment:
- Shipping:
Inventory:5,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP171AMX120100TCG from onsemi is an ultra-low-quiescent-current dual-mode LDO regulator delivering 80 mA in Active Mode and consuming only 50 nA in Low Power Mode. It features factory-programmed 100 mV output voltage offset in Low Power Mode, operates from 1.7 V to 5.5 V input, and is packaged in a 1.2 mm × 1.2 mm XDFN4 package - ideal for battery-powered IoT sensors requiring long operational life and dynamic power-state switching.
For engineers reviewing the NCP171AMX120100TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its 50 nA IQ in Low Power Mode, 100 mV factory-set VOUT offset, ECO pin-controlled mode transition, ±2% output accuracy in Active Mode, and 41 mV typical dropout at 80 mA (VOUT = 3.3 V).
Technical Context
The NCP171AMX120100TCG implements a dual-path internal architecture with separate low-power and active-mode regulation circuits, enabling dynamic switching via the ECO pin. Its voltage scaling is fixed at 100 mV offset (per marking code "100" in suffix), and it includes active output discharge, thermal shutdown (165°C), and current limiting (140–170 mA in Active Mode).
It supports stable operation with 1.0 µF ceramic input/output capacitors, requires no external compensation, and defaults to Active Mode for 35 ms at startup regardless of ECO state - ensuring reliable capacitor charging and load initialization before entering Low Power Mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Quiescent Current (LP) | 50 nA typical at no load - enables multi-year battery life in sleep-state sensor nodes |
| Output Voltage Offset | Factory-programmed 100 mV reduction in Low Power Mode - lowers system power by ~3–5% at light loads |
| Max Output Current | 80 mA in Active Mode / 5 mA in Low Power Mode - supports intermittent RF transmission and background sensing |
| Dropout Voltage | 41 mV typical at 80 mA, VOUT = 3.3 V - allows operation down to VIN = 3.341 V with minimal headroom |
| PSRR | 65 dB at 1 kHz in Active Mode - suppresses noise from shared PMIC rails in mixed-signal SoC systems |
| Accuracy | ±2% over −40°C to +85°C in Active Mode - ensures reliable MCU core voltage compliance across industrial temperature range |
| Enable Threshold | VENA(H) = 1.2 V, VENA(L) = 0.4 V - compatible with 1.8 V/3.3 V GPIO without level-shifting |
Pinout & Package
Package: XDFN4 1.2 mm × 1.2 mm, 5-pin (4 signal + 1 exposed pad), case 711BC, RoHS-compliant, Pb-free, halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - ECO | Mode control input | Pulling to GND selects Low Power Mode (50 nA IQ); pulling to VOUT selects Active Mode (80 mA drive) |
| 2 - OUT | Regulated output | Delivers stable 1.2 V output (per "120" in part number) with active discharge when disabled |
| 3 - IN | Input supply | Accepts 1.7–5.5 V; dropout as low as 41 mV enables use with single-cell Li-ion or coin cells |
| 4 - ENA | Enable input | Logic-high ≥1.2 V enables regulator; ≤0.4 V disables output and reduces IIN to 30 nA |
| 5 (EP) - GND | Power ground / thermal pad | Exposed pad must be soldered to PCB ground plane for thermal relief and EMI reduction |
Key Features
| Feature | Design Value |
|---|---|
| Dual power mode control | ECO pin enables real-time switching between 50 nA sleep and 80 mA active states - eliminates need for external power-gating FETs |
| Factory-programmed offset | Fixed 100 mV VOUT reduction in Low Power Mode - simplifies firmware design by removing runtime voltage reconfiguration |
| Active output discharge | Internal 50 Ω NMOS pulls OUT to GND when disabled - prevents floating outputs and ensures clean power-down sequencing |
| Thermal protection | 165°C shutdown with 20°C hysteresis - protects against sustained overload in compact sealed enclosures |
| Low-noise regulation | 54 µVRMS output noise (10 Hz–100 kHz) at 0.8 V output - suitable for precision analog front-ends and ADC references |
Applications
| Wearable Health Monitor | Smart Asset Tracker |
|---|---|
Use Scenario: Continuous ECG sampling with periodic BLE transmission every 5 minutes. IC Role / Device Role / Timing Role: Primary power rail for ultra-low-power MCU and analog front-end during sleep; supplies regulated 1.2 V during brief active windows. Use Value: 50 nA quiescent current extends CR2032 battery life beyond 3 years; 100 mV offset reduces sensor bias power by 8.3% at 1.2 V nominal. | Use Scenario: GPS+LTE-M tracker in logistics pallets, operating in deep sleep between location updates. IC Role / Device Role / Timing Role: Powers GNSS receiver and cellular modem subsystems; transitions to Low Power Mode between wake cycles. Use Value: Enables <1 µA system sleep current; 80 mA peak delivery supports LTE-M burst transmission without brownout. |
| Wireless Sensor Node | Industrial Predictive Maintenance Module |
Use Scenario: Battery-operated vibration/temperature node in HVAC ducts, reporting hourly via LoRaWAN. IC Role / Device Role / Timing Role: Supplies 1.2 V to MEMS accelerometer and LoRa transceiver; ECO pin synchronized with MCU wake timer. Use Value: 41 mV dropout allows operation down to 1.241 V input - maximizes usable capacity from 1.5 V alkaline cells. | Use Scenario: Edge AI inference module mounted on rotating motor housing, powered by energy-harvesting circuit. IC Role / Device Role / Timing Role: Provides clean, stable 1.2 V rail to microcontroller and low-noise op-amps during short inference bursts. Use Value: 65 dB PSRR rejects switching noise from boost converter; 54 µVRMS noise preserves ADC SNR in high-resolution current sensing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B122MR-G | Single-mode LDO; 250 nA IQ, no ECO-controlled dual mode; 1.2 V fixed output; 150 mA max current | Lacks programmable voltage scaling and ultra-low 50 nA sleep current - unsuitable for multi-year coin-cell designs | Select when higher output current and simpler enable-only control suffice, and 250 nA IQ is acceptable |
| Ricoh RP111N121D-TR-F | Ultra-low-IQ (50 nA) but no factory-programmed offset; adjustable VOUT via external resistor divider; 100 mA max | Requires external resistors and firmware coordination to emulate voltage scaling - increases BOM count and layout complexity | Select when flexible output voltage tuning is required and board space permits external feedback network |
Compared with XC6210B122MR-G and RP111N121D-TR-F, the NCP171AMX120100TCG uniquely integrates both 50 nA quiescent current and factory-trimmed 100 mV voltage offset in a single chip - eliminating external components and firmware overhead for battery-life-critical dual-voltage applications.
Availability
NCP171AMX120100TCG is available at Aetrix Electronics and suitable for wearable health monitors, smart asset trackers, wireless sensor nodes, and industrial predictive maintenance modules requiring stable component supply and guaranteed long-term availability.
Supply support for NCP171AMX120100TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor leader focused on energy-efficient innovation for automotive, industrial, cloud, and IoT applications, with broad portfolio spanning power management, analog, sensors, and connectivity solutions.
The NCP171AMX120100TCG belongs to onsemi's SLIQ (Super Low IQ) LDO family - engineered specifically for battery-constrained edge devices where nanowatt-level sleep current and seamless mode transitions are mandatory for multi-year operation.
FAQ
What output voltage does the NCP171AMX120100TCG deliver in Active Mode?
The NCP171AMX120100TCG delivers a nominal 1.2 V output in Active Mode, as indicated by the "120" in its part number. Its output voltage accuracy is ±2% over −40°C to +85°C, and it maintains this regulation with up to 80 mA load current and as low as 41 mV dropout at VOUT = 3.3 V (scaling proportionally at lower voltages). The device remains stable with 1.0 µF ceramic input and output capacitors.
How does the ECO pin function on the NCP171AMX120100TCG?
The ECO pin on the NCP171AMX120100TCG controls mode selection: pulling ECO to GND switches the device into Low Power Mode (50 nA IQ, 5 mA max output), while driving ECO to VOUT engages Active Mode (80 mA max, 65 dB PSRR). The pin has defined thresholds (VECOH = 0.5 V, VECOL = 0.2 V), and the transition is monotonic with no hysteresis. Startup defaults to Active Mode for 35 ms regardless of ECO state.
What is the purpose of the 100 mV offset programmed into the NCP171AMX120100TCG?
Per its "100" suffix, the NCP171AMX120100TCG has a factory-programmed 100 mV reduction in output voltage during Low Power Mode - lowering VOUT from 1.2 V to 1.1 V. This directly reduces dynamic and static power in downstream logic (P ∝ V²), extending battery life in intermittently active systems without requiring firmware intervention or external voltage adjustment circuitry.
Can the NCP171AMX120100TCG be used with input voltages below 1.7 V?
No - the NCP171AMX120100TCG specifies a minimum operating input voltage of 1.7 V per Absolute Maximum Ratings and Electrical Characteristics tables. Operation below 1.7 V may result in unregulated output, increased dropout, or failure to maintain specified accuracy and current capability. For sub-1.7 V operation, alternative regulators such as the NCP170 series (1.4 V min) should be evaluated.
Does the NCP171AMX120100TCG include thermal protection?
Yes, the NCP171AMX120100TCG incorporates thermal shutdown protection that activates at TJ = 165°C with 20°C hysteresis. This safeguard prevents permanent damage during sustained overload or poor PCB thermal design. The device also includes current limiting (140–170 mA in Active Mode, 9–15 mA in Low Power Mode) and is rated for continuous operation up to +85°C ambient under specified thermal conditions (RJA = 170°C/W).
NCP171AMX120100TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 4-XDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -
- Current - Output:
- 80mA
- Current - Quiescent (Iq):
- 95 µA
- Current - Supply (Max):
- -
- PSRR:
- 65dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-XDFN (1.2x1.2)
NCP171AMX120100TCG FAQ
1.How can I place an order for NCP171AMX120100TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP171AMX120100TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP171AMX120100TCG reliable?
The price and inventory of NCP171AMX120100TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP171AMX120100TCG is usually 5 days.
3.What payment methods are accepted for NCP171AMX120100TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP171AMX120100TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP171AMX120100TCG?
NCP171AMX120100TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP171AMX120100TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP171AMX120100TCG?
For technical support, including NCP171AMX120100TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP171AMX120100TCG requirements.
6.How does Aetrix verify that NCP171AMX120100TCG is sourced from the original manufacturer or authorized distributors?
All NCP171AMX120100TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP171AMX120100TCG meets industry standards.
7.What is the process for return or replacement of NCP171AMX120100TCG?
All NCP171AMX120100TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP171AMX120100TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP171AMX120100TCG part is unused and in its original packaging.
Return procedure for NCP171AMX120100TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP171AMX120100TCG Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
