Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

onsemi NCP189CMTW120TAG

Name: NCP189CMTW120TAG
Brand: onsemi
SKU: NCP189CMTW120TAG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NCP189CMTW120TAG

Manufacturer:: onsemi

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 6-WDFN Exposed Pad

Datasheet:: NCP189CMTW120TAG.pdf

Description:: LDO, 500MA, LOW NOISE, HIGH ACCU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,830

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NCP189CMTW120TAG from onsemi is a 0.5 A, fixed-output 1.2 V low-dropout linear regulator with ±0.7% initial accuracy at 25°C, 85 dB PSRR at 1 kHz, and integrated Power Good open-collector output. Designed for RF and sensitive analog circuits, it delivers low noise (10 µV_RMS), ultra-low quiescent current (35 µA typ.), and controlled 5 mV/s output slew rate in a WDFNW6 2 mm × 2 mm package.

For engineers reviewing the NCP189CMTW120TAG datasheet, pinout, applications, or equivalent options, key selection criteria include its 1.2 V fixed output, active output discharge capability, thermal shutdown at 165°C, compatibility with 4.7 µF ceramic capacitors, and automotive-grade reliability per AEC-Q100 stress testing.

Technical Context

The NCP189CMTW120TAG implements a PMOS pass transistor architecture enabling low dropout (69 mV typ. at 500 mA for 1.2 V output) and high PSRR across 1 kHz–1 MHz. Its internal reference is trimmed to ±0.7% at 25°C and maintains ±1% accuracy over load (0.1–500 mA) and temperature (−40°C to +125°C).

It integrates EN-controlled startup with 85 µs turn-on delay, a 9 µs blanking-time Power Good comparator with 90–95% V_OUT thresholds, and active output discharge (250 Ω typ.) activated during shutdown-critical for power sequencing in multi-rail systems.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	Fixed 1.2 V ±0.7% at 25°C; enables precise biasing of core logic or analog sensors without external feedback.
Max Output Current	0.5 A continuous; supports moderate-power microcontrollers, transceivers, or ADCs without thermal derating on standard PCBs.
Dropout Voltage	69 mV typ. at 500 mA; allows operation from 1.27 V input, extending battery life in single-cell Li-ion or coin-cell applications.
PSRR	85 dB at 1 kHz; suppresses switching noise from adjacent DC-DC converters feeding RF front-ends or PLLs.
Noise	10 µV_RMS (10 Hz–100 kHz); preserves signal integrity in precision amplifiers, audio codecs, or high-resolution ADCs.
Quiescent Current	35 µA typ.; minimizes standby power in always-on telematics modules or infotainment wake-up circuits.
Power Good Output	Open-drain, 90–95% V_OUT threshold with 9 µs blanking; provides reliable reset signaling to MCUs without external comparators.

Pinout & Package

Package: WDFNW6 2 mm × 2 mm × 0.75 mm (Case 511DW), thermally enhanced exposed pad tied to GND for 6.6°C/W junction-to-board thermal resistance.

Pin/Terminal	Circuit Role	Design Meaning
1 – OUT	Regulated output	Delivers stable 1.2 V; requires 4.7 µF ceramic capacitor directly at pin for stability and transient response.
2 – FB/SNS	Feedback / Sense	Fixed-version sense pin; connects to OUT on PCB-enables accurate regulation independent of trace IR drop.
3 – GND	Ground reference	Common return path; exposed pad must be soldered to solid ground plane for thermal and EMI performance.
4 – EN	Enable control	Active-high logic input; <0.4 V disables regulator and activates active discharge; >1 V enables operation.
5 – PG	Power Good	Open-collector output; sinks up to 10 mA; requires external pull-up to V_OUT or V_IN for sequencing.
6 – IN	Input supply	Accepts 1.6–5.5 V; decoupled by ≥4.7 µF ceramic capacitor to suppress input ripple and EMI.

Key Features

Feature	Design Value
Active Output Discharge	250 Ω typical resistance discharges output capacitance rapidly upon disable-prevents floating voltages in multi-rail power domains.
Controlled Slew Rate	5 mV/s fixed ramp rate prevents inrush current and avoids false resets during power-up in systems with large output capacitance.
Thermal Protection	165°C shutdown with 15°C hysteresis ensures safe operation under overload or poor heatsinking-no external thermal monitoring needed.
AEC-Q100 Qualified	Stress-tested per automotive reliability standards including HBM 2000 V and CDM 1000 V-suitable for under-hood and infotainment applications.
Low-Noise Architecture	Optimized internal bandgap and error amplifier reduce integrated noise to 10 µV_RMS, eliminating need for post-regulator filtering in noise-critical paths.

Applications

Automotive Infotainment Core Supply	In-Vehicle Networking (IVN) PHY Bias
Use Scenario: Powers ARM Cortex-A53 application processor cores and DDR memory I/O in head-unit systems requiring clean, sequenced 1.2 V rails. IC Role / Device Role / Timing Role: Primary LDO delivering regulated 1.2 V with Power Good signaling to coordinate SoC boot sequence and prevent latch-up. Use Value: 85 dB PSRR rejects noise from switching DC-DC converters; ±0.7% accuracy ensures compliance with processor voltage tolerance specs.	Use Scenario: Supplies bias voltage to Ethernet PHY transceivers (e.g., Broadcom BCM54616S) in automotive gateways handling CAN-FD and 100BASE-T1 traffic. IC Role / Device Role / Timing Role: Low-noise local regulator stabilizing PHY analog front-end; active discharge clears residual charge before hot-swap events. Use Value: 10 µV_RMS noise prevents bit errors in high-speed serial links; 5 mV/s slew rate avoids PHY initialization failures due to rapid voltage transitions.
Telematics Cellular Modem RF Section	ADAS Camera Sensor Interface
Use Scenario: Provides clean 1.2 V to LTE/5G modem RF transceivers (e.g., Quectel EC25) where switching noise from PMICs degrades receiver sensitivity. IC Role / Device Role / Timing Role: Post-regulator isolating RF section from noisy system rails; EN pin synchronized to modem sleep/wake cycles. Use Value: 69 mV dropout enables operation from shared 1.3 V intermediate rail; 35 µA quiescent current extends battery backup runtime.	Use Scenario: Powers image signal processor (ISP) I/O and MIPI CSI-2 interface in surround-view camera modules operating in −40°C to +105°C ambient. IC Role / Device Role / Timing Role: Automotive-grade LDO meeting AEC-Q100 Grade 2 temp range; PG output triggers ISP reset if 1.2 V drops below 1.14 V. Use Value: ±1% accuracy over temperature ensures consistent sensor timing; thermal shutdown protects against enclosure overheating.

Automotive Infotainment Core Supply

In-Vehicle Networking (IVN) PHY Bias

Use Scenario: Powers ARM Cortex-A53 application processor cores and DDR memory I/O in head-unit systems requiring clean, sequenced 1.2 V rails.

IC Role / Device Role / Timing Role: Primary LDO delivering regulated 1.2 V with Power Good signaling to coordinate SoC boot sequence and prevent latch-up.

Use Value: 85 dB PSRR rejects noise from switching DC-DC converters; ±0.7% accuracy ensures compliance with processor voltage tolerance specs.

Use Scenario: Supplies bias voltage to Ethernet PHY transceivers (e.g., Broadcom BCM54616S) in automotive gateways handling CAN-FD and 100BASE-T1 traffic.

IC Role / Device Role / Timing Role: Low-noise local regulator stabilizing PHY analog front-end; active discharge clears residual charge before hot-swap events.

Use Value: 10 µV_RMS noise prevents bit errors in high-speed serial links; 5 mV/s slew rate avoids PHY initialization failures due to rapid voltage transitions.

Telematics Cellular Modem RF Section

ADAS Camera Sensor Interface

Use Scenario: Provides clean 1.2 V to LTE/5G modem RF transceivers (e.g., Quectel EC25) where switching noise from PMICs degrades receiver sensitivity.

IC Role / Device Role / Timing Role: Post-regulator isolating RF section from noisy system rails; EN pin synchronized to modem sleep/wake cycles.

Use Value: 69 mV dropout enables operation from shared 1.3 V intermediate rail; 35 µA quiescent current extends battery backup runtime.

Use Scenario: Powers image signal processor (ISP) I/O and MIPI CSI-2 interface in surround-view camera modules operating in −40°C to +105°C ambient.

IC Role / Device Role / Timing Role: Automotive-grade LDO meeting AEC-Q100 Grade 2 temp range; PG output triggers ISP reset if 1.2 V drops below 1.14 V.

Use Value: ±1% accuracy over temperature ensures consistent sensor timing; thermal shutdown protects against enclosure overheating.

Equivalent & Alternatives

The following parts are listed as comparable options for similar LDO regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Torex XC6216D122MR-G	1.2 V fixed, 300 mA max, 45 dB PSRR @ 1 kHz, no Power Good output	Lacks PG signaling and active discharge; unsuitable for sequenced multi-rail systems	Select when cost-sensitive, low-current (<300 mA), and PG functionality is not required.
Richtek RT9080L-12PUF	1.2 V fixed, 500 mA max, 75 dB PSRR @ 1 kHz, 25 µA IQ, no active discharge	Lower PSRR and missing active discharge limit use in noise-critical or fast-shutdown applications	Prefer for space-constrained designs needing lower IQ, but verify PG and discharge requirements separately.

Compared with XC6216D122MR-G and RT9080L-12PUF, the NCP189CMTW120TAG uniquely combines automotive qualification, 85 dB PSRR, Power Good, and active discharge in a 2 mm × 2 mm footprint-making it optimal for safety-critical, noise-sensitive, and sequenced power architectures.

Availability

NCP189CMTW120TAG is available at Aetrix Electronics and suitable for automotive infotainment, in-vehicle networking, and telematics applications requiring stable component supply, AEC-Q100 compliance, and long-term lifecycle support.

Supply support for NCP189CMTW120TAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics for automotive, industrial, cloud, and IoT applications.

The NCP189 series belongs to onsemi's high-performance LDO portfolio, engineered specifically for RF and analog subsystems in automotive electronics where low noise, high PSRR, and robust power sequencing are mandatory.

FAQ

What is the maximum input voltage rating for the NCP189CMTW120TAG?

The NCP189CMTW120TAG has an absolute maximum input voltage of 6 V, with recommended operating range from 1.6 V to 5.5 V. Exceeding 6 V risks permanent damage per the Absolute Maximum Ratings table. For reliable operation at 1.2 V output, minimum input is 1.27 V (1.2 V + 69 mV dropout), making it compatible with single-cell Li-ion (2.7–4.2 V) and boosted coin-cell supplies.

Does the NCP189CMTW120TAG require an external resistor divider for feedback?

No, the NCP189CMTW120TAG is a fixed 1.2 V output variant and uses the SNS pin internally connected to OUT-no external resistors are needed. The FB pin is reserved for adjustable versions only. This simplifies layout, eliminates resistor tolerance errors, and maintains the specified ±0.7% accuracy without calibration.

How does the Power Good (PG) output behave when the NCP189CMTW120TAG is disabled via EN?

When EN is pulled low (<0.4 V), the NCP189CMTW120TAG disables its regulator and the internal PG transistor turns off, placing PG in high-impedance state. The output logic level is then defined solely by the external pull-up resistor. To ensure a valid low PG signal during disable, connect the pull-up to V_OUT-so PG goes low when V_OUT collapses.

Can the NCP189CMTW120TAG be used with output capacitors larger than 4.7 µF?

Yes, but with caution: the NCP189CMTW120TAG is optimized for stability with ≥4.7 µF ceramic capacitors (X5R/X7R). Capacitors >100 µF may cause instability under light-load conditions due to phase margin reduction. If larger capacitance is required for hold-up time, add a small series resistor (e.g., 100 mΩ) to dampen potential oscillation while preserving transient response.

What thermal performance can be expected from the NCP189CMTW120TAG on a standard 2-layer PCB?

With the exposed pad soldered to a 1-in² 1 oz copper ground plane (per JEDEC 51.7), the NCP189CMTW120TAG achieves 6.6°C/W junction-to-board thermal resistance. At 500 mA and 1.27 V input (0.035 W dissipation), junction temperature rise is ~0.23°C-well within limits. No heatsink is needed for typical automotive ambient conditions (−40°C to +105°C).

NCP189CMTW120TAG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: -

Package/Case:: 6-WDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Output Configuration:: Positive

Output Type:: Fixed

Number of Regulators:: 1

Voltage - Input (Max):: 5.5V

Voltage - Output (Min/Fixed):: 1.2V

Voltage - Output (Max):: -

Voltage Dropout (Max):: -

Current - Output:: 500mA

Current - Quiescent (Iq):: 55 µA

Current - Supply (Max):: -

PSRR:: -

Control Features:: Enable, Power Good, Soft Start

Protection Features:: Over Current, Over Temperature

Operating Temperature:: 150°C (TJ)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount, Wettable Flank

Supplier Device Package:: 6-WDFNW (2x2)

NCP189CMTW120TAG FAQ

1.How can I place an order for NCP189CMTW120TAG through Aetrix?

Please submit a Request for Quotation (RFQ) for NCP189CMTW120TAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NCP189CMTW120TAG reliable?

The price and inventory of NCP189CMTW120TAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP189CMTW120TAG is usually 5 days.

3.What payment methods are accepted for NCP189CMTW120TAG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP189CMTW120TAG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NCP189CMTW120TAG?

NCP189CMTW120TAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NCP189CMTW120TAG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NCP189CMTW120TAG?

For technical support, including NCP189CMTW120TAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP189CMTW120TAG requirements.

6.How does Aetrix verify that NCP189CMTW120TAG is sourced from the original manufacturer or authorized distributors?

All NCP189CMTW120TAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP189CMTW120TAG meets industry standards.

7.What is the process for return or replacement of NCP189CMTW120TAG?

All NCP189CMTW120TAG units undergo pre-shipment inspection (PSI). If there is an issue with NCP189CMTW120TAG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NCP189CMTW120TAG part is unused and in its original packaging.

Return procedure for NCP189CMTW120TAG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…