My Inquiry
My Account
onsemi NCP3335AMN150R2G
- Part No.:
- NCP3335AMN150R2G
- Manufacturer:
- onsemi
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
NCP3335AMN150R2G.pdf
- Description:
- IC REG LINEAR 1.5V 500MA 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,005
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP3335AMN150R2G from onsemi is a fixed-output, 1.5 V, 500 mA ultra-high-accuracy low-dropout regulator with ±0.9% output voltage accuracy at 25 °C, 260 mV typical dropout at full load, and 31 µVRMS output noise (with 10 nF CNR). It operates from 2.6 V to 12 V input, requires only 1.0 µF output capacitance for stability, and supports MLCCs without minimum load current.
For engineers reviewing the NCP3335AMN150R2G datasheet, pinout, applications, or equivalent options, this device is selected for precision power rails in battery-powered imaging modules, DSP core supplies, and low-noise display biasing where thermal shutdown, reverse bias protection, and ultra-low quiescent current (9.0 mA at 500 mA load) are critical.
Technical Context
The NCP3335AMN150R2G implements a PMOS pass transistor architecture enabling ultra-low dropout and no minimum load requirement. Its internal reference is trimmed to ±0.9% over line/load/temperature, and the dedicated NR pin allows optional 10 nF capacitor connection to reduce output noise by up to 35%.
Reverse bias protection limits reverse current to ≤10 µA when VOUT − VIN ≤ 7 V, preventing damage during hot-swap or backup-capacitor discharge events. Thermal shutdown activates at 160 °C, and current limiting protects against short-circuit faults without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.5 V ±0.9% at 25 °C; ±1.5% over −40 °C to +125 °C - enables direct replacement of legacy 1.5 V LDOs without feedback resistor recalibration. |
| Max Output Current | 500 mA continuous; 860 mA peak - supports burst-mode operation in portable audio codecs and sensor hubs. |
| Dropout Voltage | 940 mV typ. at 500 mA (1.5 V version); 340 mV typ. at 500 mA for ≥2.5 V versions - dictates minimum input headroom for 1.5 V rail generation from 2.9 V Li-ion sources. |
| Ground Current | 9.0 mA at 500 mA load; 0.07 µA in shutdown - reduces standby power in always-on IoT edge nodes. |
| Output Noise | 31 µVRMS (10 Hz–100 kHz, with 10 nF CNR) - meets noise-sensitive analog front-end requirements for high-resolution ADCs and RF synthesizers. |
| Stability | Stable with ≥1.0 µF output capacitance of any type (MLCC, tantalum, polymer); no ESR requirement - eliminates need for bulk electrolytic capacitors in space-constrained PCB layouts. |
| Input Range | 2.6 V to 12 V - accommodates single-cell Li-ion (2.9–4.2 V), USB 5 V, and industrial 9–12 V supply rails. |
Pinout & Package
Package: DFN-10 (MN suffix), 3 mm × 3 mm, 0.5 mm pitch, exposed thermal pad (EPAD) - optimized for thermal performance in compact consumer electronics.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 | VOUT | Regulated 1.5 V output; bypassed to GND with ≥1.0 µF capacitor - primary power delivery node for downstream logic or analog circuitry. |
| 3 | SENSE | Sense input for output voltage monitoring; tied directly to Pins 1 and 2 in fixed-output configuration - enables remote sensing for improved load regulation in high-current traces. |
| 4 | GND | Power ground reference; must be connected to EPAD for optimal thermal and noise performance - forms low-impedance return path for load and internal bias currents. |
| 5, 6 | NC | No connect - left floating per datasheet; no internal connection or function - simplifies layout by eliminating routing constraints. |
| 7 | NR | Noise reduction pin; accepts optional 10 nF capacitor to GND - reduces broadband output noise by ~35%, critical for RF and precision analog stages. |
| 8 | SD | Active-low shutdown control; pulled high to VIN for normal operation - enables system-level power sequencing and deep-sleep mode activation. |
| 9, 10 | VIN | Input supply (2.6–12 V); decoupled with ≥1.0 µF capacitor - feeds internal bandgap, error amplifier, and PMOS pass element. |
| EPAD | Thermal Pad | Exposed copper pad; must be soldered to PCB ground plane - reduces θJA to 66 °C/W (1-pad board), enabling 500 mA operation without heatsink. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-high accuracy | ±0.9% initial tolerance at 25 °C ensures stable 1.5 V core voltage for FPGA I/O banks and memory interfaces without post-manufacturing calibration. |
| No minimum load required | Stable down to 0 mA output current - eliminates wasteful bleed resistors in low-power sleep states of wearables and medical sensors. |
| Reverse bias protection | Limits reverse current to ≤10 µA when VOUT > VIN (ΔV ≤ 7 V), protecting against backfeed from backup capacitors or shared rails in multi-rail systems. |
| Low-noise architecture | 31 µVRMS noise with CNR enables clean power for 16-bit SAR ADCs and low-phase-noise VCOs without additional filtering stages. |
| Wide input range | 2.6–12 V operation supports single-cell Li-ion, USB-C PD, and industrial 9 V supplies - reduces BOM count across product families. |
Applications
| Imaging Module Power | DSP Core Supply |
|---|---|
|
Use Scenario: Powers CMOS image sensor analog front-end and timing controller in smartphone camera modules. IC Role / Device Role / Timing Role: Provides ultra-low-noise 1.5 V bias for pixel readout circuits and PLL clock generation. Use Value: 31 µVRMS noise prevents fixed-pattern noise in raw image data; 940 mV dropout allows direct regulation from 2.9 V battery under load. |
Use Scenario: Supplies 1.5 V core voltage to low-power DSPs in voice-activated edge devices. IC Role / Device Role / Timing Role: Delivers tightly regulated, fast-transient-response power for digital signal processing cores. Use Value: ±0.9% accuracy maintains DSP timing margins; 0.07 µA shutdown current extends battery life in always-listening modes. |
| Portable Display Bias | Industrial Sensor Hub |
|
Use Scenario: Generates 1.5 V gate drive and logic supply for OLED display drivers in handheld medical monitors. IC Role / Device Role / Timing Role: Regulates display interface voltage with minimal ripple to prevent visible screen artifacts. Use Value: Stability with 1.0 µF MLCC enables ultra-thin PCB stackups; reverse bias protection prevents latch-up during hot-plug display cable insertion. |
Use Scenario: Powers multi-sensor fusion hub (accelerometer, gyroscope, temperature) in predictive maintenance gateways. IC Role / Device Role / Timing Role: Supplies clean, accurate 1.5 V to mixed-signal sensor signal chains and microcontroller peripherals. Use Value: −40 °C to +125 °C accuracy spec ensures calibration integrity across harsh environments; thermal shutdown prevents field failures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A0515PDBVR | 1.5 V, 200 mA, 170 mV dropout, 30 µVRMS noise, SOT-23-5 package - lower current rating and smaller footprint but lacks NR pin and reverse bias protection. | Suitable for space-constrained, lower-current applications like MCU I/O rails; not recommended for 500 mA imaging loads or reverse-bias-prone systems. | Select if board area is critical and load current remains ≤200 mA; verify thermal derating on 2-layer PCBs. |
| MCP1703T-1502E/MB | 1.5 V, 250 mA, 600 mV dropout (typ.), 45 µVRMS noise, SOT-89-3 - higher dropout and noise, no NR pin or reverse bias protection, but offers wider −40 °C to +150 °C junction rating. | Better suited for high-ambient-temperature industrial controls where 500 mA is not required; unsuitable for noise-sensitive imaging or battery headroom-limited designs. | Choose for extended temperature operation where 250 mA suffices and cost is prioritized over noise/dropout performance. |
Compared with TPS7A0515PDBVR and MCP1703T-1502E/MB, the NCP3335AMN150R2G uniquely delivers 500 mA output with reverse bias protection and sub-35 µVRMS noise in a thermally enhanced DFN-10, making it the only option among the three qualified for high-fidelity imaging and hot-swap-capable sensor hubs.
Availability
NCP3335AMN150R2G is available at Aetrix Electronics and suitable for imaging modules, DSP core supplies, and portable display biasing requiring stable component supply, long-term lifecycle support, and traceable sourcing for medical and industrial OEMs.
Supply support for NCP3335AMN150R2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient silicon solutions for automotive, industrial, cloud, and intelligent devices.
The NCP3335A series was designed for ultra-accurate, low-noise power regulation in portable consumer electronics and high-reliability embedded systems where dropout, stability, and protection features are non-negotiable.
FAQ
What is the maximum input voltage rating for the NCP3335AMN150R2G?
The NCP3335AMN150R2G has an absolute maximum input voltage rating of +16 V, but its recommended operating input range is 2.6 V to 12 V. Operation above 12 V may degrade long-term reliability and is not characterized per datasheet specifications. For sustained 12 V operation, ensure thermal design accommodates increased power dissipation at full 500 mA load.
Does the NCP3335AMN150R2G require an external capacitor on the NR pin?
No, the NR pin on the NCP3335AMN150R2G is optional: connecting a 10 nF capacitor to GND reduces output noise from 51 µVRMS to 31 µVRMS, but the device functions fully without it. The NR pin must not be left floating - tie to GND if unused per datasheet recommendation to avoid noise coupling.
Can the NCP3335AMN150R2G be used with ceramic output capacitors less than 1.0 µF?
No - the NCP3335AMN150R2G is specified and guaranteed stable only with ≥1.0 µF output capacitance, regardless of capacitor type. Using smaller values risks oscillation or poor transient response. MLCCs meeting the 1.0 µF minimum (e.g., 1206 1.0 µF X7R) are fully supported and preferred for low ESR and size efficiency.
How does reverse bias protection work on the NCP3335AMN150R2G?
The NCP3335AMN150R2G uses an internal architecture that blocks reverse current flow when VOUT exceeds VIN by ≤7 V, limiting reverse current to ≤10 µA. This protects the IC during hot-swap events or when large output capacitors discharge into the input rail - a feature absent in standard bipolar LDOs and critical for system robustness.
What is the thermal performance of the NCP3335AMN150R2G in a standard 2-layer PCB layout?
On a 2-layer FR4 board with 2 oz copper and 35 mm² thermal pad area, the NCP3335AMN150R2G achieves θJA = 66 °C/W. At 500 mA load and 1.5 V output, power dissipation is ~355 mW (assuming 2.9 V input), resulting in ~23 °C junction-to-ambient rise - well within the −40 °C to +125 °C operating range without forced airflow.
NCP3335AMN150R2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 1.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.13V @ 500mA
- Current - Output:
- 500mA
- Current - Quiescent (Iq):
- 190 µA
- Current - Supply (Max):
- 14 mA
- PSRR:
- -
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
NCP3335AMN150R2G FAQ
1.How can I place an order for NCP3335AMN150R2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP3335AMN150R2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP3335AMN150R2G reliable?
The price and inventory of NCP3335AMN150R2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP3335AMN150R2G is usually 5 days.
3.What payment methods are accepted for NCP3335AMN150R2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP3335AMN150R2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP3335AMN150R2G?
NCP3335AMN150R2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP3335AMN150R2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP3335AMN150R2G?
For technical support, including NCP3335AMN150R2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP3335AMN150R2G requirements.
6.How does Aetrix verify that NCP3335AMN150R2G is sourced from the original manufacturer or authorized distributors?
All NCP3335AMN150R2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP3335AMN150R2G meets industry standards.
7.What is the process for return or replacement of NCP3335AMN150R2G?
All NCP3335AMN150R2G units undergo pre-shipment inspection (PSI). If there is an issue with NCP3335AMN150R2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP3335AMN150R2G part is unused and in its original packaging.
Return procedure for NCP3335AMN150R2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP3335AMN150R2G Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
