My Inquiry
My Account
onsemi NCP3335AMN280R2G
- Part No.:
- NCP3335AMN280R2G
- Manufacturer:
- onsemi
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
NCP3335AMN280R2G.pdf
- Description:
- IC REG LINEAR 2.8V 500MA 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP3335AMN280R2G from onsemi is a fixed-output, 2.8 V, 500 mA ultra-high-accuracy low-dropout regulator with ±0.9% output voltage accuracy at 25 °C, 260 mV typical dropout at full load, and 31 µVRMS output noise (with 10 nF CNR). It operates from 2.6 V to 12 V input, requires only 1.0 µF output capacitance for stability, and supports MLCCs and all capacitor types - deployed in cellular phones, DSL modems, and DSP power rails.
For engineers reviewing the NCP3335AMN280R2G datasheet, pinout, applications, or equivalent options, key selection criteria include its no-minimum-load stability, reverse bias protection (up to 7 V VOUT–VIN), thermal shutdown at 160 °C, and ultra-low 70 nA shutdown current - critical for battery-powered portable electronics requiring precision, low-noise, and robust fault handling.
Technical Context
The NCP3335AMN280R2G implements a PMOS pass transistor architecture enabling true zero-load stability and ultra-low dropout across its full 500 mA output range. Its internal reference is trimmed to ±0.9% at 25 °C and maintains ±1.4% over 0 °C to +85 °C, with dedicated SENSE pin for remote voltage sensing and NR pin for optional noise reduction via external capacitor.
It integrates reverse bias protection that limits reverse current to ≤10 µA when VIN = 0 V and VOUT = 2.8 V, plus thermal shutdown and current limiting. The device is stable with any capacitor type ≥1.0 µF - including low-ESR MLCCs - eliminating need for tantalum or electrolytic capacitors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 2.8 V ±0.9% at 25 °C; enables precise core/DSP rail without external feedback network. |
| Max Output Current | 500 mA continuous; supports high-current digital loads like baseband processors and RF front-ends. |
| Dropout Voltage | 340 mV typ. at 500 mA; allows operation down to VIN = 3.14 V while maintaining regulation. |
| Ground Current | 9.0 mA at 500 mA load; minimizes total system quiescent power in always-on subsystems. |
| Output Noise | 31 µVRMS (10 Hz–100 kHz) with 10 nF CNR; meets stringent noise requirements for ADC references and RF synthesizers. |
| Shutdown Current | 70 nA max; extends battery life in sleep modes of portable devices. |
| Input Voltage Range | 2.6 V to 12 V; compatible with single-cell Li-ion, multi-cell alkaline, and intermediate DC bus supplies. |
Pinout & Package
Package: DFN-10 (MN suffix), 3 mm × 3 mm, 0.5 mm pitch, exposed thermal pad (EPAD) - optimized for high-power density and thermal performance in space-constrained PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 | VOUT | Regulated 2.8 V output; bypassed to GND with ≥1.0 µF capacitor for stability and transient response. |
| 3 | SENSE | Remote output voltage sensing point; connects directly to pins 1–2 to compensate for PCB trace IR drop. |
| 4 | GND | Power ground reference; must be connected to low-impedance ground plane and tied to EPAD. |
| 5, 6 | NC | No-connect pins; left unconnected per datasheet; no internal connection or function. |
| 7 | NR | Noise reduction terminal; accepts 10 nF capacitor to reduce output noise by ~30 µVRMS. |
| 8 | SD | Active-low shutdown control; pulled high to VIN for normal operation; <0.4 V disables regulator. |
| 9, 10 | VIN | Input supply (2.6–12 V); decoupled with ≥1.0 µF ceramic capacitor near package. |
| EPAD | Thermal Pad | Exposed copper pad; must be soldered to solid GND plane for thermal dissipation (θJA = 66 °C/W on 1-pad board). |
Key Features
| Feature | Design Value |
|---|---|
| No minimum load requirement | Stable down to 0 mA output - eliminates need for wasteful bleed resistors in low-power sleep states. |
| Reverse bias protection | Blocks >99.9% reverse current when VOUT > VIN (up to ΔV = 7 V), preventing damage during hot-swap or backup-capacitor discharge. |
| Capacitor flexibility | Stable with any ≥1.0 µF capacitor type (MLCC, ceramic, polymer, tantalum) - reduces BOM count and cost. |
| Ultra-low noise | 31 µVRMS output noise with CNR improves SNR in analog/RF signal chains and high-resolution data converters. |
| Thermal shutdown & current limit | 160 °C junction shutdown and foldback current limiting protect against sustained overload or poor heatsinking. |
Applications
| Cellular Phone Power Management | DSL/Cable Modem DSP Supply |
|---|---|
|
Use Scenario: Powers baseband processor I/O and memory interface rails in 4G/LTE smartphones with tight voltage tolerance and burst current demands. IC Role / Device Role / Timing Role: Primary LDO delivering clean, regulated 2.8 V to sensitive digital logic blocks with fast transient response. Use Value: ±0.9% accuracy ensures reliable logic-level margin; 340 mV dropout enables longer battery runtime at low cell voltage. |
Use Scenario: Supplies low-noise 2.8 V to ADSL2+ line driver and analog front-end in residential broadband gateways. IC Role / Device Role / Timing Role: Low-noise post-regulator for mixed-signal ICs requiring minimal switching interference. Use Value: 31 µVRMS noise prevents degradation of SNR in upstream/downstream data channels. |
| Portable Camcorder Image Sensor Bias | Industrial Display Controller Rail |
|
Use Scenario: Provides stable 2.8 V bias to CMOS image sensor analog circuitry in handheld camcorders. IC Role / Device Role / Timing Role: Precision analog supply with remote SENSE for accurate pixel-level voltage control. Use Value: SENSE pin compensates for PCB resistance, maintaining ±0.9% regulation at sensor die despite 100 mΩ trace impedance. |
Use Scenario: Powers FPGA configuration and display timing controller in ruggedized industrial HMIs operating from wide-input DC sources. IC Role / Device Role / Timing Role: Robust, fault-tolerant LDO with reverse bias protection for systems subject to backfeeding during maintenance. Use Value: Reverse bias protection prevents latch-up when external 2.8 V test equipment is connected while main supply is off. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B282MR-G | 2.8 V fixed, 500 mA, ±2% accuracy, 250 mV dropout, no SENSE/NR pins, 1.0 µF min COUT | Lacks remote sensing and noise reduction; lower accuracy increases risk of logic margin violation in high-temp environments. | Choose for cost-sensitive, non-critical rails where ±2% tolerance is acceptable and PCB space is constrained. |
| Diodes Inc. AP7361-28SG-7 | 2.8 V fixed, 600 mA, ±1% accuracy, 300 mV dropout, no reverse bias protection, 2.2 µF min COUT | Higher minimum output capacitance and no reverse bias protection limit use in hot-swap or backup-capacitor scenarios. | Prefer when higher output current headroom is needed and reverse conduction risk is mitigated at system level. |
Compared with XC6210B282MR-G and AP7361-28SG-7, the NCP3335AMN280R2G delivers superior voltage accuracy (±0.9% vs. ±1–2%), integrated reverse bias protection, and dual noise-reduction capability - making it the optimal choice for precision, safety-critical, and low-noise portable power designs.
Availability
NCP3335AMN280R2G is available at Aetrix Electronics and suitable for cellular phone power management, DSL/cable modem DSP supply, and portable camcorder image sensor bias requiring stable component supply, long-term lifecycle support, and guaranteed Pb-free compliance.
Supply support for NCP3335AMN280R2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Nasdaq: ON) is a global semiconductor leader delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCP3335A series is designed for high-accuracy, low-noise, and ultra-low-IQ power management in portable consumer electronics - emphasizing stability without minimum load, capacitor flexibility, and robust fault protection.
FAQ
What is the output voltage tolerance of the NCP3335AMN280R2G over temperature?
The NCP3335AMN280R2G maintains ±1.4% output voltage accuracy over 0 °C to +85 °C and ±1.5% over −40 °C to +125 °C. At 25 °C, its tolerance is tighter at ±0.9%, ensuring reliable logic-level margins for 2.8 V I/O interfaces across commercial and extended temperature ranges. This specification is verified per onsemi's Electrical Characteristics table for the 2.8 V version.
Does the NCP3335AMN280R2G require an external capacitor on the NR pin?
The NR (Noise Reduction) pin on the NCP3335AMN280R2G is optional: connecting a 10 nF capacitor between NR and GND reduces output noise from 52 µVRMS to 36 µVRMS. If ultra-low noise is not required, the NR pin may be left floating or tied to GND. The NCP3335AMN280R2G remains fully functional and stable without it.
Can the NCP3335AMN280R2G operate with a 1.0 µF MLCC output capacitor?
Yes - the NCP3335AMN280R2G is explicitly characterized and guaranteed stable with any ≥1.0 µF capacitor, including low-ESR MLCCs. This eliminates reliance on higher-ESR tantalum or aluminum electrolytic capacitors, reducing size, cost, and aging-related drift. Stability is confirmed across all load conditions per Figure 27 and datasheet Section 17.
What protection features does the NCP3335AMN280R2G include?
The NCP3335AMN280R2G integrates thermal shutdown (160 °C), current limiting, and reverse bias protection (blocking >99.9% reverse current when VOUT − VIN ≤ 7 V). It also features ultra-low 70 nA shutdown current and no minimum load requirement - collectively enabling robust, maintenance-free operation in battery-powered and hot-swap systems.
How is the SENSE pin used on the NCP3335AMN280R2G?
The SENSE pin on the NCP3335AMN280R2G provides remote output voltage sensing: it must be connected directly to the load-side of the output trace (i.e., at the point of load) to compensate for voltage drop across PCB traces. This ensures ±0.9% regulation accuracy is maintained at the actual load, not just at the regulator pins - critical for high-current or long-trace applications.
NCP3335AMN280R2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 2.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.34V @ 500mA
- Current - Output:
- 500mA
- Current - Quiescent (Iq):
- 190 µA
- Current - Supply (Max):
- 14 mA
- PSRR:
- -
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
NCP3335AMN280R2G FAQ
1.How can I place an order for NCP3335AMN280R2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP3335AMN280R2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP3335AMN280R2G reliable?
The price and inventory of NCP3335AMN280R2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP3335AMN280R2G is usually 5 days.
3.What payment methods are accepted for NCP3335AMN280R2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP3335AMN280R2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP3335AMN280R2G?
NCP3335AMN280R2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP3335AMN280R2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP3335AMN280R2G?
For technical support, including NCP3335AMN280R2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP3335AMN280R2G requirements.
6.How does Aetrix verify that NCP3335AMN280R2G is sourced from the original manufacturer or authorized distributors?
All NCP3335AMN280R2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP3335AMN280R2G meets industry standards.
7.What is the process for return or replacement of NCP3335AMN280R2G?
All NCP3335AMN280R2G units undergo pre-shipment inspection (PSI). If there is an issue with NCP3335AMN280R2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP3335AMN280R2G part is unused and in its original packaging.
Return procedure for NCP3335AMN280R2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP3335AMN280R2G Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
