Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

onsemi NCP3337MN180R2G

Name: NCP3337MN180R2G
Brand: onsemi
SKU: NCP3337MN180R2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NCP3337MN180R2G

Manufacturer:: onsemi

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 10-VFDFN Exposed Pad

Datasheet:: NCP3337MN180R2G.pdf

Description:: IC REG LINEAR 1.8V 500MA 10DFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,731

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NCP3337MN180R2G from onsemi is a fixed-output, 1.8 V, 500 mA ultra-high-accuracy low-dropout regulator with ±0.9% output voltage accuracy at 25 °C, 260 mV typical dropout at full load, integrated Power Good output, and reverse bias protection. It operates from 2.9 V to 12 V input, requires only 1.0 µF output capacitance, and is stable with any capacitor type-including MLCC-making it suitable for space-constrained portable power rails in consumer electronics.

For engineers reviewing the NCP3337MN180R2G datasheet, pinout, applications, or equivalent options, key selection criteria include its guaranteed stability without minimum load, ultra-low noise (33 µVrms with 10 nF C_NR), thermal shutdown (160 °C), and DFN10 package compatibility with high-density PCB layouts.

Technical Context

The NCP3337MN180R2G implements a PMOS series pass element with reverse bias protection, enabling safe operation when V_OUT exceeds V_IN by up to 7 V. Its error amplifier references a precision 1.25 V bandgap, delivering ±0.9% initial accuracy over line, load, and temperature (−40 °C to +125 °C).

It integrates dedicated pins for noise reduction (NR), sense/adjust (SENSE/ADJ), and Power Good (PWRG) with 50 µs blanking time and 93–99% V_OUT threshold hysteresis. Shutdown (SD) enables <1 µA quiescent current, while ground current remains as low as 0.8 µA at light load.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	Fixed 1.8 V ±0.9% at 25 °C; ±1.5% over −40 °C to +125 °C - ensures tight regulation for core logic and memory rails.
Max Output Current	500 mA continuous; 830 mA peak - supports burst-mode processors and transient-heavy loads.
Dropout Voltage	620 mV typ at 500 mA (1.8 V version); 230 mV typ at 300 mA - enables operation from 2.9 V input with margin.
Output Noise	33 µV_rms (with 10 nF C_NR, 10 Hz–100 kHz) - meets low-noise requirements for RF, audio, and ADC reference supplies.
Input Voltage Range	2.9 V to 12 V - compatible with single-cell Li-ion, USB, and intermediate bus architectures.
Quiescent Current	0.8 µA at 0.1 mA load; <1 µA in shutdown - extends battery life in always-on subsystems.
Thermal Protection	160 °C shutdown with 10 °C hysteresis - prevents permanent damage during sustained overload or poor heatsinking.

Pinout & Package

Package: DFN10 (3 mm × 3 mm, 0.5 mm pitch, exposed thermal pad), Case 485C, Pb-free. Thermal pad (EPAD) must be soldered to GND for optimal junction-to-board thermal resistance (18 °C/W typical).

Pin/Terminal	Circuit Role	Design Meaning
1, 2	Vout	Regulated 1.8 V output; bypassed to GND with ≥1.0 µF capacitor - primary power delivery node.
3	SENSE/ADJ	Connected to Pins 1–2 for fixed 1.8 V operation; used as feedback node in adjustable versions - enables precision sensing without load-dependent errors.
4	GND	Power supply ground reference; tied to EPAD - critical return path for regulation loop and thermal conduction.
5	PWRG	Open-drain Power Good output; asserts low when V_OUT drops below 93% of nominal - enables system sequencing and fault monitoring.
6	NC	No internal connection - must be left floating or grounded per layout best practice; no circuit function.
7	NR	Noise reduction pin; accepts 10 nF capacitor to GND to reduce output noise by ~30% - optional but design-critical for noise-sensitive rails.
8	SD	Active-low shutdown control; <0.4 V = OFF (<1 µA I_Q), >2.0 V = ON - enables external enable logic or microcontroller control.
9, 10	Vin	Input supply (2.9–12 V); requires ≥1.0 µF ceramic capacitor - feeds internal pass device and bias circuitry.
EPAD	GND	Exposed thermal pad; must be soldered to large GND copper area - reduces θ_JA from 215 to 66 °C/W, enabling higher power dissipation.

Key Features

Feature	Design Value
No minimum load requirement	Stable down to 0 mA output - eliminates need for dummy loads in low-power sleep modes.
Capacitor agnostic stability	Works with 1.0 µF MLCC, tantalum, or electrolytic - removes ESR constraints and simplifies BOM selection.
Reverse bias protection	Blocks >99.9% current flow from V_OUT to GND when V_IN = 0 V and V_OUT = 1.8 V - prevents backfeed damage in multi-rail systems.
Ultra-low noise architecture	33 µV_rms with NR pin enabled - meets stringent PSRR and noise specs for analog sensor and RF front-end supplies.
Integrated Power Good	Dedicated open-drain output with 50 µs blanking and 2% hysteresis - provides reliable power sequencing without external comparators.

Applications

Mobile Baseband Processor Supply	USB-Powered IoT Sensor Node
Use Scenario: Powers ARM Cortex-A/M series baseband ICs in smartphones requiring clean, tightly regulated 1.8 V core voltage with fast load transient response. IC Role / Device Role / Timing Role: Primary LDO for processor I/O and memory interface rails; delivers 500 mA with <620 mV dropout at full load. Use Value: Enables direct use of single-cell Li-ion (3.0–4.2 V) without buck conversion, reducing component count and board area while maintaining ±0.9% accuracy across temperature.	Use Scenario: Supplies ultra-low-power MCU, BLE radio, and environmental sensors in battery-operated edge devices with USB fallback charging. IC Role / Device Role / Timing Role: Main system regulator with shutdown control and Power Good signaling for firmware-controlled power sequencing. Use Value: 0.8 µA quiescent current and <1 µA shutdown current extend 2000 mAh battery life to >10 years in deep-sleep mode; NR pin suppresses switching noise from USB DC-DC.
Industrial Camera Image Sensor Bias	Set-Top Box HDMI PHY Rail
Use Scenario: Provides low-noise 1.8 V bias for CMOS image sensor digital interfaces (MIPI CSI-2) where supply ripple causes pixel artifacts. IC Role / Device Role / Timing Role: Dedicated LDO for sensor digital core; uses NR pin and 10 nF C_NR to achieve 33 µV_rms noise floor. Use Value: Eliminates need for ferrite-bead filters or secondary LDO stages, reducing cost and improving reliability in compact camera modules.	Use Scenario: Regulates 1.8 V supply for HDMI transmitter PHY in cable set-top boxes powered from 5 V or 12 V intermediate bus. IC Role / Device Role / Timing Role: Point-of-load regulator with Power Good output synchronized to HDMI hot-plug detection logic. Use Value: PWRG pin asserts within 50 µs of valid output, enabling compliant HDMI CEC and EDID handshake timing without external delay circuits.

Mobile Baseband Processor Supply

USB-Powered IoT Sensor Node

Use Scenario: Powers ARM Cortex-A/M series baseband ICs in smartphones requiring clean, tightly regulated 1.8 V core voltage with fast load transient response.

IC Role / Device Role / Timing Role: Primary LDO for processor I/O and memory interface rails; delivers 500 mA with <620 mV dropout at full load.

Use Value: Enables direct use of single-cell Li-ion (3.0–4.2 V) without buck conversion, reducing component count and board area while maintaining ±0.9% accuracy across temperature.

Use Scenario: Supplies ultra-low-power MCU, BLE radio, and environmental sensors in battery-operated edge devices with USB fallback charging.

IC Role / Device Role / Timing Role: Main system regulator with shutdown control and Power Good signaling for firmware-controlled power sequencing.

Use Value: 0.8 µA quiescent current and <1 µA shutdown current extend 2000 mAh battery life to >10 years in deep-sleep mode; NR pin suppresses switching noise from USB DC-DC.

Industrial Camera Image Sensor Bias

Set-Top Box HDMI PHY Rail

Use Scenario: Provides low-noise 1.8 V bias for CMOS image sensor digital interfaces (MIPI CSI-2) where supply ripple causes pixel artifacts.

IC Role / Device Role / Timing Role: Dedicated LDO for sensor digital core; uses NR pin and 10 nF C_NR to achieve 33 µV_rms noise floor.

Use Value: Eliminates need for ferrite-bead filters or secondary LDO stages, reducing cost and improving reliability in compact camera modules.

Use Scenario: Regulates 1.8 V supply for HDMI transmitter PHY in cable set-top boxes powered from 5 V or 12 V intermediate bus.

IC Role / Device Role / Timing Role: Point-of-load regulator with Power Good output synchronized to HDMI hot-plug detection logic.

Use Value: PWRG pin asserts within 50 µs of valid output, enabling compliant HDMI CEC and EDID handshake timing without external delay circuits.

Equivalent & Alternatives

The following parts are listed as comparable options for similar LDO regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS7A0518PDBVR	1.8 V, 200 mA, 17 µA I_Q, no PWRG or NR pin, SOT-23-5 package	Limited to lower-current peripherals; lacks Power Good for sequencing and noise reduction for sensitive analog rails	Select when board space is constrained and system-level sequencing is handled externally; not suitable for 500 mA or noise-critical loads.
MCP1826T-1802E/DB	1.8 V, 500 mA, ±2% accuracy, 250 mV dropout, no reverse bias protection, MSOP-8 package	Looser accuracy impacts digital timing margins; missing reverse bias protection risks damage in multi-supply hot-swap scenarios	Acceptable for cost-sensitive industrial controls where ±2% tolerance is acceptable and reverse feed is mitigated by system design.

Compared with TPS7A0518PDBVR and MCP1826T-1802E/DB, the NCP3337MN180R2G uniquely combines 500 mA capability, ±0.9% accuracy, integrated Power Good, reverse bias protection, and capacitor-agnostic stability - making it the only option among the three qualified for high-reliability, noise-sensitive, and multi-rail consumer applications.

Availability

NCP3337MN180R2G is available at Aetrix Electronics and suitable for mobile baseband supplies, USB-powered IoT nodes, industrial camera sensor bias, and set-top box HDMI PHY rails requiring stable component supply, long-term lifecycle support, and Pb-free compliance.

Supply support for NCP3337MN180R2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering silicon solutions for automotive, industrial, cloud, and consumer markets.

The NCP3337MN180R2G belongs to onsemi's high-accuracy LDO family designed specifically for portable and battery-powered applications demanding ultra-low quiescent current, robust protection features, and minimal external components.

FAQ

What is the maximum input voltage rating for the NCP3337MN180R2G?

The NCP3337MN180R2G has an absolute maximum input voltage rating of +16 V, but its recommended operating range is 2.9 V to 12 V. Operation above 12 V may degrade long-term reliability and is not characterized per the datasheet. The device includes reverse bias protection that remains effective only when (V_OUT − V_IN) ≤ 7 V - a key constraint when using higher input voltages.

Does the NCP3337MN180R2G require an external pull-up resistor on the PWRG pin?

Yes, the NCP3337MN180R2G PWRG pin is open-drain and requires an external pull-up resistor to Vin (typically 100 kΩ) to generate a valid logic-high signal when the output is in regulation. Without this resistor, PWRG remains floating and cannot drive downstream enable logic or microcontroller GPIOs reliably. The datasheet specifies 100 kΩ to minimize current draw while ensuring fast rise time.

Can the NCP3337MN180R2G be used with ceramic capacitors smaller than 1.0 µF?

No - the NCP3337MN180R2G is characterized and guaranteed stable only with ≥1.0 µF output capacitance, regardless of capacitor type. Using smaller values (e.g., 0.47 µF) risks oscillation or degraded transient response, especially under load steps. The 1.0 µF minimum applies to all capacitor technologies, including X7R/X5R MLCCs, and is independent of ESR.

What is the purpose of the NR pin on the NCP3337MN180R2G, and how should it be used?

The NR (Noise Reduction) pin on the NCP3337MN180R2G accepts a 10 nF capacitor to ground to reduce output voltage noise by ~30%, lowering it from 52 µV_rms to 33 µV_rms. When unused, the NR pin must be left floating - connecting it directly to GND or V_OUT disables the noise reduction function and may increase noise. This pin is optional but critical for powering RF transceivers or high-resolution ADCs.

Is the NCP3337MN180R2G still in active production, and what is its packaging format?

The NCP3337MN180R2G is marked as discontinued in the onsemi datasheet revision 3 (October 2025), but Aetrix Electronics maintains active inventory and supply chain support for legacy designs. It ships in Pb-free DFN10 (3 mm × 3 mm) tape-and-reel packaging (3000 units per reel), with marking "P3337 180" and exposed thermal pad (EPAD) requiring GND connection for thermal performance.

NCP3337MN180R2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: -

Package/Case:: 10-VFDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Output Configuration:: Positive

Output Type:: Fixed

Number of Regulators:: 1

Voltage - Input (Max):: 12V

Voltage - Output (Min/Fixed):: 1.8V

Voltage - Output (Max):: -

Voltage Dropout (Max):: 0.62V @ 500mA

Current - Output:: 500mA

Current - Quiescent (Iq):: 220 µA

Current - Supply (Max):: 14 mA

PSRR:: -

Control Features:: Enable, Power Good

Protection Features:: Over Current, Over Temperature

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 10-DFN (3x3)

NCP3337MN180R2G FAQ

1.How can I place an order for NCP3337MN180R2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NCP3337MN180R2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NCP3337MN180R2G reliable?

The price and inventory of NCP3337MN180R2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP3337MN180R2G is usually 5 days.

3.What payment methods are accepted for NCP3337MN180R2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP3337MN180R2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NCP3337MN180R2G?

NCP3337MN180R2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NCP3337MN180R2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NCP3337MN180R2G?

For technical support, including NCP3337MN180R2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP3337MN180R2G requirements.

6.How does Aetrix verify that NCP3337MN180R2G is sourced from the original manufacturer or authorized distributors?

All NCP3337MN180R2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP3337MN180R2G meets industry standards.

7.What is the process for return or replacement of NCP3337MN180R2G?

All NCP3337MN180R2G units undergo pre-shipment inspection (PSI). If there is an issue with NCP3337MN180R2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NCP3337MN180R2G part is unused and in its original packaging.

Return procedure for NCP3337MN180R2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…