onsemi NCP347MTAETBG
- Part No.:
- NCP347MTAETBG
- Manufacturer:
- onsemi
- Category:
- Mixed Technology
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
NCP347MTAETBG.pdf
- Description:
- TVS DEVICE MIXED 7V 10-WDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,516
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP347MTAETBG from onsemi is a positive overvoltage protection controller with integrated 65 mΩ NMOS FET, UVLO (2.95 V typ), OVLO (5.63 V typ), and open-drain FLAG output, designed for battery-powered portable electronics requiring robust input voltage fault detection and automatic disconnection.
For engineers reviewing the NCP347MTAETBG datasheet, pinout, applications, or equivalent options, this device serves as a self-contained overvoltage/undervoltage protector with internal power switch, startup delay, ESD-hardened input, and system fault signaling-key for compact, high-reliability power rail conditioning in space-constrained designs.
Technical Context
The NCP347MTAETBG implements a state-machine–driven protection architecture with independent UVLO (2.8–3.1 V) and OVLO (5.39–5.63 V) comparators, internal charge pump enabling NMOS gate drive, and 50 ms startup delay after VIN exceeds UVLO. It uses an internal low-RDS(on) NMOS (65 mΩ typ) to disconnect OUT from IN during fault conditions.
FLAG operates as an open-drain output asserting low during UVLO or OVLO events, with 1.0 mA sink capability and <400 mV VOL; EN provides shutdown control independent of fault detection, forcing output disconnection when pulled high. The device supports IEC61000-4-2 Level 4 ESD (15 kV air, 8 kV contact) when bypassed with ≥1.0 µF capacitor on IN.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| OVLO Threshold | 5.63 V typical; triggers immediate output disconnection if input exceeds safe charging or system supply level. |
| UVLO Threshold | 2.95 V typical; prevents operation below minimum system logic or battery recovery voltage. |
| RDS(on) | 65 mΩ typical at VIN = 5.0 V; limits conduction loss to ≤25 mW at 618 mA load, preserving efficiency. |
| Startup Delay | 50 ms typical; ensures stable input before enabling output, preventing inrush-induced brownout. |
| FLAG Output Type | Open-drain; requires external pull-up (1 MΩ typical) to VBAT ≥2.5 V for system-level fault reporting. |
| ESD Rating (IN) | 15 kV air / 8 kV contact per IEC61000-4-2; enables direct integration into unshielded portable interfaces without added TVS. |
| Max Continuous Current | 2.0 A; defines safe operating limit for sustained load current through internal NMOS switch. |
Pinout & Package
Package: WDFN-10 (2.5 mm × 2.0 mm, 0.5 mm pitch, Case 516AA), Pb-free, with exposed thermal pads PAD1 (GND-connected) and PAD2 (internally tied to NMOS drain and OUT pins 4 & 5).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 5 IN | Power Input | Three parallel input terminals for low-impedance connection to source (e.g., wall adapter or battery); must be hardwired together. |
| 2 GND | Ground Reference | Primary ground return for internal circuitry and charge pump; connects to PAD1 for thermal and electrical grounding. |
| 3 FLAG | Fault Indicator Output | Open-drain signal that pulls low during UVLO/OVLO faults; requires external pull-up resistor to system VBAT. |
| 6, 7 OUT | Protected Output | Two parallel output terminals delivering regulated input (when no fault) or disconnected (during fault); tied internally to PAD2 (NMOS drain). |
| 8, 9 NC | No Connect | Unbonded pins; must remain unconnected and floating per design. |
| 10 EN | Enable Control Input | Active-low enable: tie to GND for normal operation; pull high (>1.2 V) to force output disconnection regardless of VIN status. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 65 mΩ NMOS FET | Eliminates need for external MOSFET and driver, reducing BOM count and PCB area by >30% in portable power paths. |
| Programmable OVLO/UVLO thresholds | Specific variant NCP347MTAETBG offers 5.63 V OVLO and 2.95 V UVLO-optimized for 5 V USB-charged systems with Li-ion backup. |
| 50 ms internal startup delay | Prevents false triggering during input ramp-up; synchronizes output enable with stable supply, avoiding microcontroller reset loops. |
| IEC61000-4-2 Level 4 ESD hardened input | Withstands ±15 kV air discharge on IN pin when decoupled with ≥1.0 µF capacitor-enables direct front-end placement without discrete ESD protection. |
| Open-drain FLAG with system-level alert timing | Delivers precise fault indication with <1 µs response to overvoltage, supporting real-time battery management and host processor fault logging. |
Applications
| Smartphone Charging Interface | Digital Camera Power Management |
|---|---|
Use Scenario: USB-powered smartphone accepts input from multiple adapters (5 V ±5%) and may encounter transient overvoltage spikes during hot-plug or faulty chargers. IC Role / Device Role / Timing Role: Overvoltage protector placed between USB connector and PMIC input; monitors VIN continuously and disconnects within 1.5 µs if >5.63 V detected. Use Value: Prevents damage to downstream 5 V tolerant circuits (e.g., USB PHY, codec, display driver) while maintaining <65 mΩ insertion loss during normal operation. | Use Scenario: DSLR or mirrorless camera uses dual power sources (battery + AC adapter) and requires seamless switchover without voltage glitch or latch-up. IC Role / Device Role / Timing Role: Input supervisor controlling power path to image sensor and FPGA; asserts FLAG to trigger firmware-controlled source selection upon UVLO/OVLO event. Use Value: Enables deterministic power sequencing and fault-aware runtime reconfiguration-critical for avoiding corrupted image capture or SD card write errors. |
| MP3 Player Battery Protection | Portable Medical Monitor Input Stage |
Use Scenario: Portable audio player charges via micro-USB while operating; accidental connection to 9 V or 12 V supply must not damage audio DAC or flash memory. IC Role / Device Role / Timing Role: Primary overvoltage guard on main power rail; blocks >5.63 V input and signals fault via FLAG to suspend playback and enter safe mode. Use Value: Guarantees single-point failure protection with no external components-meeting IEC 62368-1 touch-safe requirements for consumer audio devices. | Use Scenario: Battery-powered patient monitor connects to external power for extended operation; must reject line transients and maintain uninterrupted sensor data acquisition. IC Role / Device Role / Timing Role: Front-end protector isolating analog front-end and ADC reference from noisy DC input; FLAG drives watchdog timer to initiate graceful shutdown if supply deviates. Use Value: Ensures continuous operation under EN control during brief dips (<50 ms), while providing fail-safe disconnection for sustained overvoltage-supporting Class II medical device reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar overvoltage protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS259211DRCT | Higher OVLO (6.1 V min), 32 mΩ RDS(on), integrated current limiting, but no UVLO or internal charge pump. | Best for 5 V systems needing tighter overvoltage margin and current foldback; lacks undervoltage supervision and startup delay. | Select TPS259211DRCT when precise current limiting and lower conduction loss are prioritized over UVLO-based brownout prevention. |
| MAX16054ATA+T | Adjustable OVLO/UVLO via external resistors, 120 mΩ RDS(on), no integrated FET-requires external MOSFET and driver. | Suitable for custom threshold tuning and higher-voltage rails (>12 V); adds BOM complexity and layout overhead. | Choose MAX16054ATA+T only when programmable thresholds beyond 5.63 V/2.95 V are required and board space allows external FET placement. |
Compared with TPS259211DRCT and MAX16054ATA+T, the NCP347MTAETBG delivers fixed, factory-trimmed OVLO/UVLO thresholds with zero external components, making it optimal for cost-sensitive, space-constrained portable designs where 5.63 V overvoltage and 2.95 V undervoltage boundaries are sufficient and predictable.
Availability
NCP347MTAETBG is available at Aetrix Electronics and suitable for smartphone charging interfaces, digital camera power management, MP3 player battery protection, portable medical monitor input stages, and other applications requiring stable component supply with guaranteed long-term availability.
Supply support for NCP347MTAETBG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCP347MTAETBG belongs to onsemi's power protection IC product line, engineered specifically for compact, high-reliability overvoltage/undervoltage supervision in battery-powered portable electronics with minimal external components.
FAQ
What is the exact overvoltage lockout (OVLO) threshold for NCP347MTAETBG?
The NCP347MTAETBG has a typical OVLO threshold of 5.63 V, with a min/max range of 5.39 V to 5.63 V under standard test conditions. This value is factory-trimmed and specified in the Electrical Characteristics table of the official onsemi datasheet (Rev. 5, January 2026). The NCP347MTAETBG variant is part of the MTAE family, where "E" denotes the 5.63 V OVLO option.
Does NCP347MTAETBG include an internal MOSFET, and what is its RDS(on)?
Yes, the NCP347MTAETBG integrates a low-RDS(on) NMOS FET with a typical on-resistance of 65 mΩ at VIN = 5.0 V and EN = GND. This internal switch eliminates the need for external discrete MOSFETs and drivers, directly connecting IN to OUT during normal operation and disconnecting within microseconds during fault conditions.
How does the FLAG pin function on NCP347MTAETBG, and what external components are required?
The FLAG pin on NCP347MTAETBG is an open-drain output that pulls low during UVLO or OVLO faults. It requires an external pull-up resistor (typically 1 MΩ) to a VBAT supply ≥2.5 V. The pin sinks up to 1.0 mA during fault and exhibits <400 mV VOL, enabling direct interfacing with microcontroller GPIOs or interrupt controllers for real-time fault reporting.
What is the startup behavior of NCP347MTAETBG after power application?
At power-up with EN = GND, the NCP347MTAETBG waits until VIN exceeds the UVLO threshold (2.95 V typ), then applies a 50 ms internal startup delay before enabling the output. During this delay, VOUT remains disconnected; after completion, VOUT follows VIN if no fault is present. This prevents inrush-related instability and ensures clean system initialization.
Is NCP347MTAETBG compatible with IEC61000-4-2 ESD testing, and what is required to meet Level 4?
Yes, the NCP347MTAETBG meets IEC61000-4-2 Level 4 ESD immunity (±15 kV air, ±8 kV contact) on the IN pin-but only when a ≥1.0 µF low-ESR ceramic capacitor is placed between IN and GND, close to the device. This capacitor forms the required charge reservoir for the internal ESD protection network to clamp transients effectively.
NCP347MTAETBG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 10-WFDFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Voltage - Clamping:
- 7V
- Technology:
- Mixed Technology
- Number of Circuits:
- 3
- Applications:
- General Purpose
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-WDFN (2.5x2)
NCP347MTAETBG FAQ
1.How can I place an order for NCP347MTAETBG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP347MTAETBG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP347MTAETBG reliable?
The price and inventory of NCP347MTAETBG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP347MTAETBG is usually 5 days.
3.What payment methods are accepted for NCP347MTAETBG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP347MTAETBG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP347MTAETBG?
NCP347MTAETBG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP347MTAETBG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP347MTAETBG?
For technical support, including NCP347MTAETBG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP347MTAETBG requirements.
6.How does Aetrix verify that NCP347MTAETBG is sourced from the original manufacturer or authorized distributors?
All NCP347MTAETBG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP347MTAETBG meets industry standards.
7.What is the process for return or replacement of NCP347MTAETBG?
All NCP347MTAETBG units undergo pre-shipment inspection (PSI). If there is an issue with NCP347MTAETBG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP347MTAETBG part is unused and in its original packaging.
Return procedure for NCP347MTAETBG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP347MTAETBG Tags

-
ESD03A5V5R17V
Stackpole Electronics Inc

-
ESDU02A5V5R17V
Stackpole Electronics Inc
-
0603ESDA-MLP7
Eaton - Electronics Division
.jpg)
-
0603ESDA2-TR2
Eaton - Electronics Division

-
PS04LTVA1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP7
Eaton - Electronics Division

-
TPD2S017DBVR
Texas Instruments
.jpg)
-
V2F105A150Y2EDP
KYOCERA AVX

-
82307050029
Würth Elektronik
-
NCP360SNT1G
onsemi
.jpg)
-
V2F118A400Y2EDP
KYOCERA AVX
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

