onsemi NCP347MTAITBG
- Part No.:
- NCP347MTAITBG
- Manufacturer:
- onsemi
- Category:
- Mixed Technology
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
NCP347MTAITBG.pdf
- Description:
- TVS DEVICE MIXED 7V 10-WDFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,740
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP347MTAITBG from onsemi is a positive overvoltage protection controller with integrated 65 mΩ NMOS FET, UVLO (2.95 V typ), OVLO (5.85 V typ), and open-drain FLAG output - designed for battery-powered portable electronics requiring robust input voltage fault detection and automatic output disconnect up to +28 V.
For engineers reviewing the NCP347MTAITBG datasheet, pinout, applications, or equivalent options, this page delivers verified electrical thresholds, WDFN-10 package details, startup timing (50 ms), ESD ratings (15 kV air), and real-world fault response behavior - all confirmed from onsemi's official Rev. 5 datasheet.
Technical Context
The NCP347MTAITBG implements dual-threshold voltage monitoring with independent UVLO (2.95 V typ, 60 mV hysteresis) and OVLO (5.85 V typ, 90 mV hysteresis) comparators driving an internal gate driver that controls the integrated 65 mΩ NMOS FET. Fault detection triggers immediate output disconnect (<5 µs turn-off time) and pulls the open-drain FLAG low within 1.0 µs.
It features an internal charge pump enabling full NMOS gate drive from input voltages as low as 2.8 V, a 50 ms startup delay after UVLO crossing, and EN-controlled shutdown independent of fault status. The device operates across −40 °C to +85 °C and supports IEC61000-4-2 Level 4 ESD (8 kV contact / 15 kV air) when bypassed with ≥1.0 µF capacitor on IN.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| OVLO Threshold | 5.85 V typical - sets precise overvoltage trip point for protecting downstream 3.3 V/5 V systems |
| UVLO Threshold | 2.95 V typical - ensures stable startup only above minimum system supply rail |
| RDS(on) | 65 mΩ max - limits conduction loss to ≤25 mW at 618 mA load (e.g., 5 V → 4.95 V output) |
| Startup Delay | 50 ms - prevents false triggering during power-up transients before regulation stabilizes |
| FLAG Response Time | ≤1.0 µs alert delay - enables fast system-level fault logging or processor interrupt assertion |
| ESD Rating (IN) | 15 kV air / 8 kV contact - meets IEC61000-4-2 Level 4 without external TVS diodes |
| Max Input Voltage | 30 V absolute - supports wide-input applications including USB PD, wall adapters, and Li-ion battery packs |
| Operating Temp | −40 °C to +85 °C - qualified for consumer and industrial portable equipment environments |
Pinout & Package
Package: WDFN-10 (2.5 mm × 2.0 mm, 0.5 mm pitch, Case 516AA, Pb-free). Exposed thermal pad PAD2 electrically connected to internal NMOS drain (pins 4 & 5); PAD1 isolated and recommended for grounding.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 5 IN | Power Input | Three parallel VIN connections - must be hardwired to common supply; accepts 1.2–28 V with 1 µF ceramic bypass required |
| 2 GND | Ground Reference | Primary ground return for core logic, charge pump, and comparator circuitry |
| 3 FLAG | Fault Alert Output | Open-drain output - requires external pull-up (1 MΩ typical) to VBAT ≥2.5 V; sinks 1 mA during fault |
| 6, 7 OUT | Protected Output | Two parallel VOUT pins - directly driven by internal NMOS; connects to load only when UVLO < VIN < OVLO and EN = low |
| 8, 9 NC | No Connect | Unbonded pins - must remain floating; no internal connection or function |
| 10 EN | Enable Control | Active-low enable - tie to GND for normal operation; high level forces immediate output disconnect regardless of VIN |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 65 mΩ NMOS FET | Eliminates need for external MOSFET and gate driver, reducing BOM count and PCB area by ≥30% in portable designs |
| Programmable OVLO/UVLO variants | NCP347MTAITBG uses fixed 5.85 V OVLO / 2.95 V UVLO - selected for compatibility with 5 V USB and Li-ion charging rails |
| Internal charge pump | Enables full enhancement of NMOS gate down to 2.8 V input - ensures reliable turn-on even near UVLO threshold |
| 50 ms startup delay | Prevents premature system wake-up during brown-out recovery; synchronizes VOUT ramp with microprocessor reset timing |
| IEC61000-4-2 Level 4 ESD | 15 kV air discharge immunity on IN pin - removes requirement for external ESD protection in handheld product enclosures |
| Thermal pad (PAD2) | Direct connection to NMOS drain - allows PCB copper pour to dissipate >2 W under 2 A load, lowering junction temperature by up to 60 °C |
Applications
| Smartphone Charging Protection | Digital Camera Power Management |
|---|---|
|
Use Scenario: Protects camera sensor and image processor from overvoltage events during USB-C adapter hot-plug or faulty charger insertion. IC Role / Device Role / Timing Role: Acts as primary input guard IC - monitors VIN, disconnects VOUT within 1.5 µs if >5.85 V, asserts FLAG to trigger MCU fault handler. Use Value: Prevents permanent damage to 1.8 V/3.3 V imaging subsystems; eliminates need for discrete TVS + MOSFET solution. |
Use Scenario: Secures power path between lithium battery pack and main SoC in compact digital still cameras. IC Role / Device Role / Timing Role: Provides undervoltage lockout (2.95 V) to prevent brownout resets and overvoltage cutoff (5.85 V) during fast-charge termination overshoot. Use Value: Ensures clean 50 ms power-up sequence aligned with sensor initialization; FLAG signal logs fault cause for field failure analysis. |
| MP3 Player Battery Interface | Portable Medical Monitor Input Stage |
|
Use Scenario: Manages dual-input power (USB + Li-ion) in audio players, blocking reverse current and overvoltage from unregulated sources. IC Role / Device Role / Timing Role: Functions as bidirectional input protector - EN pin controlled by system MCU to gate power delivery; FLAG alerts firmware of input faults. Use Value: Enables safe hot-swap of USB cables without disrupting playback; RDS(on) = 65 mΩ keeps audio DAC supply ripple below 10 mV at 500 mA. |
Use Scenario: Shields analog front-end and ADC reference rails in battery-operated patient monitors exposed to clinical-grade power adapters. IC Role / Device Role / Timing Role: Serves as first-line overvoltage barrier - clamps transient spikes >5.85 V before reaching precision 2.5 V reference LDOs. Use Value: Maintains diagnostic accuracy by preventing reference rail corruption; 15 kV ESD rating meets IEC 60601-1-2 immunity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar overvoltage protection controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS259211RGER | Higher OVLO (6.1 V min), lower RDS(on) (40 mΩ), but no internal charge pump - requires ≥4.5 V input for full gate drive | Designed for 5 V USB Type-A host ports; lacks UVLO hysteresis and FLAG timing synchronization with startup delay | Select when higher current (>3 A) and tighter OVLO tolerance are critical; avoid where 2.8–3.3 V brownout operation is required. |
| MAX16054ATA+ | Fixed 6.0 V OVLO, no integrated FET - requires external MOSFET and driver; includes programmable timer-based latch-off | Targeted at industrial PLC modules needing fault latching; larger TQFN-16 package increases board area vs. WDFN-10 | Choose for safety-critical systems requiring non-auto-retry fault handling; not suitable for space-constrained portable devices. |
Compared with TPS259211RGER and MAX16054ATA+, the NCP347MTAITBG uniquely combines integrated 65 mΩ FET, 2.95 V UVLO with 60 mV hysteresis, 50 ms startup delay, and 15 kV ESD immunity in a 2.5×2 mm footprint - making it optimal for cost-sensitive, size-constrained consumer electronics where seamless power sequencing and robust ESD survival are mandatory.
Availability
NCP347MTAITBG is available at Aetrix Electronics and suitable for smartphone charging protection, digital camera power management, MP3 player battery interface, portable medical monitor input stages, and other applications requiring stable component supply with guaranteed long-term continuity.
Supply support for NCP347MTAITBG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCP347MTAITBG belongs to onsemi's Overvoltage Protection Controller product line, engineered specifically for portable electronics requiring compact, integrated, and ESD-hardened input protection without external FETs or drivers.
FAQ
What is the exact overvoltage lockout (OVLO) threshold for NCP347MTAITBG?
The NCP347MTAITBG has a nominal OVLO threshold of 5.85 V, with a guaranteed range of 5.70 V to 6.00 V at +25 °C. This value is laser-trimmed during manufacturing and documented in Table 4 of the onsemi datasheet Rev. 5. The 90 mV hysteresis prevents chatter during slow-rising overvoltage transients. NCP347MTAITBG is part of the "I" variant family, distinct from "E", "F", and "H" versions with different OVLO points.
Does NCP347MTAITBG require an external MOSFET for overvoltage protection?
No, the NCP347MTAITBG integrates a 65 mΩ NMOS FET with rated 2.0 A continuous current capability. Its internal power switch eliminates the need for external discrete MOSFETs, gate drivers, or charge pump circuits - reducing total solution size and bill-of-materials cost. The device uses an internal charge pump to fully enhance the NMOS gate even at input voltages as low as 2.8 V.
How does the FLAG pin behave during startup and fault conditions for NCP347MTAITBG?
During normal startup (EN = GND), the FLAG pin remains low until VIN exceeds UVLO (2.95 V), then goes high after a 50 ms delay following VOUT rise - ensuring synchronized fault reporting. During overvoltage or undervoltage faults, FLAG pulls low within 1.0 µs and stays low until VIN returns to the safe window (UVLO < VIN < OVLO) and remains stable for >50 ms. FLAG is open-drain and requires an external pull-up resistor.
What is the thermal performance of NCP347MTAITBG under 2 A load?
With proper PCB layout - including direct connection of PAD2 to ≥30 mm² copper pour (1 oz) - the NCP347MTAITBG achieves a thermal resistance of ~268 °C/W, limiting junction temperature rise to approximately 54 °C at 2 A and 65 mΩ RDS(on). This enables reliable operation at full rated current in ambient temperatures up to +85 °C without forced airflow, per Figure 20 in the datasheet.
Is NCP347MTAITBG still actively manufactured or discontinued?
The NCP347MTAITBG is marked as discontinued in onsemi's official datasheet Rev. 5 (January 2026), alongside NCP347MTAHTBG. While no new production is planned, Aetrix Electronics maintains legacy inventory and offers lifecycle support including last-time-buy planning, cross-reference guidance, and obsolescence mitigation for existing designs using NCP347MTAITBG.
NCP347MTAITBG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 10-WFDFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Clamping:
- 7V
- Technology:
- Mixed Technology
- Number of Circuits:
- 3
- Applications:
- General Purpose
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-WDFN (2.5x2)
NCP347MTAITBG FAQ
1.How can I place an order for NCP347MTAITBG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP347MTAITBG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP347MTAITBG reliable?
The price and inventory of NCP347MTAITBG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP347MTAITBG is usually 5 days.
3.What payment methods are accepted for NCP347MTAITBG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP347MTAITBG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP347MTAITBG?
NCP347MTAITBG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP347MTAITBG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP347MTAITBG?
For technical support, including NCP347MTAITBG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP347MTAITBG requirements.
6.How does Aetrix verify that NCP347MTAITBG is sourced from the original manufacturer or authorized distributors?
All NCP347MTAITBG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP347MTAITBG meets industry standards.
7.What is the process for return or replacement of NCP347MTAITBG?
All NCP347MTAITBG units undergo pre-shipment inspection (PSI). If there is an issue with NCP347MTAITBG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP347MTAITBG part is unused and in its original packaging.
Return procedure for NCP347MTAITBG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP347MTAITBG Tags

-
ESD03A5V5R17V
Stackpole Electronics Inc

-
ESDU02A5V5R17V
Stackpole Electronics Inc
-
0603ESDA-MLP7
Eaton - Electronics Division
.jpg)
-
0603ESDA2-TR2
Eaton - Electronics Division

-
PS04LTVA1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP7
Eaton - Electronics Division

-
TPD2S017DBVR
Texas Instruments
.jpg)
-
V2F105A150Y2EDP
KYOCERA AVX

-
82307050029
Würth Elektronik
-
NCP360SNT1G
onsemi
.jpg)
-
V2F118A400Y2EDP
KYOCERA AVX
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

