onsemi NCP360MUTBG
- Part No.:
- NCP360MUTBG
- Manufacturer:
- onsemi
- Category:
- Mixed Technology
- Package:
- 6-UDFN Exposed Pad
- Datasheet:
-
NCP360MUTBG.pdf
- Description:
- TVS DEVICE MIXED 7.4V 6-UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,846
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP360MUTBG from onsemi is a USB-positive overvoltage protection controller with integrated PMOS FET, designed to disconnect downstream systems during VBUS overvoltage events up to +20 V. It features 5.675 V typical OVLO threshold, 3.0 V typical UVLO threshold, and an open-drain FLAG output for fault indication-used in mobile phone USB power rails to prevent damage from faulty chargers or hot-plug transients.
For engineers reviewing the NCP360MUTBG datasheet, pinout, applications, or equivalent options, this device delivers fast overvoltage response (<1.5 µs turn-off), thermal shutdown at 150 °C, ESD-protected input (15 kV air), and operates across −40 °C to +85 °C ambient-critical for compact, high-reliability portable electronics design.
Technical Context
The NCP360MUTBG implements dual voltage monitoring: UVLO activates below 3.0 V (50 mV hysteresis) to prevent erratic startup, while OVLO triggers above 5.675 V (50 mV hysteresis) to isolate the output within 1.5 µs. Its internal PMOS FET provides 600 mA continuous current capability with 200 mV max dropout at 500 mA.
FLAG is an open-drain output that pulls low upon OVLO detection and requires an external pull-up resistor; EN is an active-low enable pin that forces output disconnection when driven high. The device includes thermal shutdown with 30 °C hysteresis and complies with IEC61000−4−2 Level 4 ESD (8 kV contact / 15 kV air).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| OVLO Threshold | 5.675 V typical; triggers immediate output disconnection when VIN exceeds this level-ensures safe operation under USB+ tolerance and adapter overvoltage. |
| UVLO Threshold | 3.0 V typical; prevents system startup until stable VIN is established-avoids brownout-induced logic glitches in connected ICs. |
| Max Input Voltage | 21 V absolute maximum; supports robust protection against transient surges beyond standard USB 5.5 V limits. |
| Output Current Capability | 600 mA continuous; determined by internal PMOS RDS(on) and thermal resistance-enables direct integration without external FET in space-constrained designs. |
| FLAG Response Delay | 1.0–2.0 µs; time from OVLO event to FLAG low assertion-provides deterministic fault signaling for host microcontroller interrupt handling. |
| Quiescent Current | 24–35 µA at 5.25 V; ultra-low standby draw preserves battery life in always-connected USB peripherals. |
| ESD Rating (IEC61000−4−2) | 15 kV air / 8 kV contact; protects VIN pin against electrostatic discharge in handheld device assembly and end-user environments. |
Pinout & Package
Package: UDFN6 (2 mm × 2 mm, 0.65 mm pitch), Pb-free, with exposed thermal pad (PAD1) requiring connection to GND plane for optimal thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - EN | Active-low enable input | Drives high to force output disconnection regardless of OVLO/UVLO state-used for system-controlled power gating. |
| 2 - GND | Power ground reference | Common return path for internal circuitry and thermal pad; must be low-impedance connection to PCB ground plane. |
| 3 - IN | VIN power input | Connects directly to VBUS; requires ≥1 µF low-ESR ceramic capacitor to GND for ESD filtering and transient suppression. |
| 4,5 - OUT | Protected output power | Dual pins internally tied to PMOS drain; must be hardwired together on PCB to deliver up to 600 mA to downstream load. |
| 6 - FLAG | Open-drain fault indicator | Pulls low during OVLO/UVLO faults; requires external pull-up resistor (1 MΩ typical) to system VCC for logic-level signaling. |
| PAD1 | Thermal pad / GND | Exposed copper pad beneath package; must be soldered to GND plane to achieve 260 °C/W thermal resistance and sustain full current rating. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PMOS FET | Eliminates need for external protection MOSFET-reduces BOM count, PCB area, and layout complexity in USB Type-A/B ports. |
| Programmable OVLO/UVLO thresholds | MU suffix denotes 5.675 V OVLO / 3.0 V UVLO-optimized for standard 5 V USB compliance with margin for ripple and tolerance. |
| Fast fault response | ≤1.5 µs output turn-off time ensures downstream ICs (e.g., USB PHY, charging IC) are isolated before overvoltage stress occurs. |
| Thermal shutdown with hysteresis | Triggers at 150 °C and resets at 120 °C-prevents latch-up during sustained overload while enabling automatic recovery after cooling. |
| IEC61000−4−2 Level 4 compliant | Validated 15 kV air / 8 kV contact ESD immunity on IN pin-meets industrial and consumer product safety requirements without external TVS. |
Applications
| USB-C Power Delivery Adapter Protection | Smartphone USB Port Protection |
|---|---|
|
Use Scenario: Protects smartphone baseband and PMIC from overvoltage events caused by non-compliant USB-C PD adapters delivering >5.5 V on legacy USB-A ports. IC Role / Device Role / Timing Role: Acts as primary front-end overvoltage guard between VBUS and internal 5 V rail-responds within 1.5 µs to isolate downstream circuitry. Use Value: Prevents permanent damage to sensitive RF transceivers and battery management ICs during field failures, eliminating costly warranty returns. |
Use Scenario: Secures USB OTG functionality in dual-role devices where host-mode VBUS generation may experience feedback or regulation failure. IC Role / Device Role / Timing Role: Monitors VBUS during peripheral enumeration; disables output and asserts FLAG to trigger host firmware fault logging. Use Value: Enables deterministic system-level fault recovery-host processor reads FLAG status and initiates safe port reset without hardware reset. |
| Portable Bluetooth Speaker Charging Circuit | USB-Powered Industrial Sensor Node |
|
Use Scenario: Shields Li-ion charger IC and audio codec from overvoltage during wall-adapter hot-plug or lightning-induced surges on USB cable. IC Role / Device Role / Timing Role: Sits between USB connector and charger IC input; uses EN pin to coordinate with battery fuel gauge for controlled power sequencing. Use Value: Maintains <10 µA quiescent current in shutdown mode-extends shelf life and reduces self-discharge during storage. |
Use Scenario: Provides robust USB bus protection in factory-floor sensor nodes exposed to ESD-prone environments and unregulated power sources. IC Role / Device Role / Timing Role: Functions as fail-safe barrier before isolated DC-DC converter; FLAG output wired to PLC input for remote fault reporting. Use Value: Delivers certified 15 kV air-gap ESD immunity-eliminates need for external TVS diodes and associated board space in DIN-rail mounted enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar overvoltage protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TUSB542IRWBR | USB 3.1 re-driver with integrated 5 V overvoltage clamp; no programmable OVLO/UVLO, no FLAG output. | Designed for signal integrity enhancement-not standalone power protection; lacks thermal shutdown and precise threshold control. | Select only if signal equalization is required alongside basic overvoltage clamping; not a functional replacement for discrete protection. |
| TPD3S014TDR | Dual-channel USB port protector with 5.5 V OVLO, 1.5 A current rating, and integrated ESD diodes-but no UVLO or EN pin. | Optimized for high-current USB 2.0 data lines; lacks enable control and undervoltage lockout-unsuitable for battery-powered sequencing. | Prefer for high-power USB hubs; avoid when system-level power sequencing or low-quiescent operation is required. |
Compared with TUSB542IRWBR and TPD3S014TDR, the NCP360MUTBG uniquely combines programmable OVLO/UVLO, thermal shutdown, EN control, and FLAG signaling in a 2×2 mm UDFN-making it the only option for compact, sequenced, and fault-reporting USB power protection.
Availability
NCP360MUTBG is available at Aetrix Electronics and suitable for USB device protection, mobile phone power rail safeguarding, and portable peripheral overvoltage defense requiring stable component supply across production lifecycles.
Supply support for NCP360MUTBG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensors, and connectivity solutions for automotive, industrial, and consumer markets.
The NCP360MUTBG belongs to onsemi's USB power protection controller family, engineered specifically for cost-sensitive, space-constrained portable electronics needing reliable, integrated overvoltage and undervoltage fault response without external components.
FAQ
What is the exact overvoltage lockout (OVLO) threshold for NCP360MUTBG?
The NCP360MUTBG has a typical OVLO threshold of 5.675 V, with min/max specification of 5.43 V to 5.9 V across temperature and process variation. This value is fixed per the MU/SN prefix coding scheme and verified per onsemi's datasheet Rev. 11. The NCP360MUTBG uses internal precision references to maintain tight OVLO tolerance without external resistors.
Does NCP360MUTBG require external components for basic operation?
Yes-the NCP360MUTBG requires a minimum 1 µF low-ESR ceramic capacitor between IN and GND for ESD filtering and transient suppression, plus an external pull-up resistor (typically 1 MΩ) on the FLAG pin due to its open-drain architecture. No external FET or voltage divider is needed, as the PMOS and threshold references are fully integrated into the NCP360MUTBG die.
Can NCP360MUTBG be used in automotive applications?
No-the NCP360MUTBG is not AEC-Q100 qualified. For automotive use, onsemi offers the NCV360SNT1G variant (with NCV prefix), which undergoes additional qualification testing and supports PPAP documentation. The NCP360MUTBG is rated for −40 °C to +85 °C ambient and intended for commercial/industrial portable electronics-not under-hood automotive environments.
How does the EN pin function on NCP360MUTBG?
The EN pin on NCP360MUTBG is an active-high enable input: driving it to >1.2 V forces the internal PMOS FET into cutoff, disconnecting OUT from IN regardless of input voltage conditions. When pulled to GND or a logic-low I/O, the NCP360MUTBG operates normally-monitoring OVLO/UVLO and asserting FLAG as needed. EN has no effect on fault detection timing or thresholds.
What thermal considerations apply to NCP360MUTBG in PCB layout?
The NCP360MUTBG's UDFN6 package includes an exposed thermal pad (PAD1) that must be soldered to a solid GND plane to achieve the specified 260 °C/W junction-to-air thermal resistance. Without this connection, RJA rises to 305 °C/W (TSOP-5 equivalent), limiting continuous current to ~500 mA. Thermal measurement on the final board is recommended to validate performance under actual load and ambient conditions for the NCP360MUTBG.
NCP360MUTBG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 6-UDFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Voltage - Clamping:
- 7.4V
- Technology:
- Mixed Technology
- Number of Circuits:
- 1
- Applications:
- USB
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-UDFN (2x2)
NCP360MUTBG FAQ
1.How can I place an order for NCP360MUTBG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP360MUTBG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP360MUTBG reliable?
The price and inventory of NCP360MUTBG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP360MUTBG is usually 5 days.
3.What payment methods are accepted for NCP360MUTBG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP360MUTBG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP360MUTBG?
NCP360MUTBG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP360MUTBG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP360MUTBG?
For technical support, including NCP360MUTBG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP360MUTBG requirements.
6.How does Aetrix verify that NCP360MUTBG is sourced from the original manufacturer or authorized distributors?
All NCP360MUTBG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP360MUTBG meets industry standards.
7.What is the process for return or replacement of NCP360MUTBG?
All NCP360MUTBG units undergo pre-shipment inspection (PSI). If there is an issue with NCP360MUTBG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP360MUTBG part is unused and in its original packaging.
Return procedure for NCP360MUTBG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP360MUTBG Tags

-
ESD03A5V5R17V
Stackpole Electronics Inc

-
ESDU02A5V5R17V
Stackpole Electronics Inc
-
0603ESDA-MLP7
Eaton - Electronics Division
.jpg)
-
0603ESDA2-TR2
Eaton - Electronics Division

-
PS04LTVA1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP7
Eaton - Electronics Division

-
TPD2S017DBVR
Texas Instruments
.jpg)
-
V2F105A150Y2EDP
KYOCERA AVX

-
82307050029
Würth Elektronik
-
NCP360SNT1G
onsemi
.jpg)
-
V2F118A400Y2EDP
KYOCERA AVX
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

