onsemi NCP360SNAET1G
- Part No.:
- NCP360SNAET1G
- Manufacturer:
- onsemi
- Category:
- Mixed Technology
- Package:
- SOT-23-5 Thin, TSOT-23-5
- Datasheet:
-
NCP360SNAET1G.pdf
- Description:
- TVS DEVICE MIXED 7.4V 5-TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,365
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP360SNAET1G from onsemi is a USB-positive overvoltage protection controller with integrated PMOS FET, 6.25 V typical OVLO threshold, 3.0 V typical UVLO threshold, and open-drain FLAG output for fault indication - designed to protect downstream USB peripherals in mobile phones and portable devices against VBUS overvoltage up to +20 V.
For engineers reviewing the NCP360SNAET1G datasheet, pinout, applications, or equivalent options, this page delivers verified technical context, package-specific pin functions, real-world timing behavior (e.g., 1.0–2.0 µs alert delay), thermal shutdown at 150 °C, and validated alternative options for USB power rail protection.
Technical Context
The NCP360SNAET1G implements dual voltage monitoring: undervoltage lockout (UVLO) triggers at 3.0 V (±150 mV hysteresis) and overvoltage lockout (OVLO) at 6.25 V (±125 mV hysteresis), both independent of EN state. Its internal PMOS FET provides 600 mA current capability with 105–200 mV dropout at 500 mA, enabling direct integration without external pass devices.
FLAG is an open-drain output that pulls low within 1.0–2.0 µs of OVLO detection and requires an external pull-up resistor; EN is an active-low enable input with 0.4 V logic low threshold and 1.2 V logic high threshold, allowing system-level control without affecting fault response timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| OVLO Threshold | 6.25 V typical - disconnects output before USB VBUS exceeds safe level for 5 V-rated peripherals |
| UVLO Threshold | 3.0 V typical - prevents operation during weak or unstable input supply, ensuring clean startup |
| Max Input Voltage | 21 V absolute maximum - supports transient tolerance up to +20 V overvoltage events |
| Output Current Capability | 600 mA continuous - sufficient for USB 2.0 peripheral power delivery with thermal derating |
| FLAG Response Delay | 1.0–2.0 µs - enables fast system-level fault logging or host processor interrupt assertion |
| Quiescent Current | 24–35 µA - minimizes standby power loss in battery-powered portable devices |
| ESD Protection | ±15 kV air / ±8 kV contact (IEC 61000-4-2 Level 4) - eliminates need for external TVS on VBUS line |
Pinout & Package
Package: TSOP-5 (3.00 × 1.50 × 0.95 mm, 0.95 mm pitch), Pb-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 IN | Power input | Connects directly to VBUS; requires ≥1 µF low-ESR ceramic capacitor to GND for ESD and transient immunity |
| 2 GND | Power ground | Reference for all internal comparators and PMOS source; must be low-impedance connection to PCB ground plane |
| 3 EN | Enable input | Active-low control: tie to GND for normal operation; high level forces output disconnect regardless of OVLO/UVLO status |
| 4 FLAG | Fault indicator output | Open-drain output pulled low during OVLO or UVLO fault; requires external pull-up to system VCC (e.g., 1 MΩ) |
| 5 OUT | Protected output | Delivers regulated VBUS to downstream circuitry; internally disconnected during fault or EN high condition |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PMOS FET | Eliminates external pass transistor and associated layout area, reducing BOM count and PCB footprint by ~30% vs discrete solutions |
| Dual UVLO/OVLO monitoring | Ensures robust power sequencing: blocks output below 3.0 V and above 6.25 V, preventing brown-out or overvoltage damage |
| Fast FLAG response | Sub-2 µs fault reporting enables real-time host intervention - critical for USB enumeration integrity and system diagnostics |
| Thermal shutdown | Triggers at 150 °C with 30 °C hysteresis, protecting silicon under sustained overload or poor heatsinking conditions |
| IEC 61000-4-2 Level 4 ESD | Validated 15 kV air / 8 kV contact immunity allows direct VBUS connection without external ESD diodes in USB ports |
Applications
| USB Mobile Phone Charging Port | USB OTG Peripheral Interface |
|---|---|
Use Scenario: Protects smartphone charging circuitry from accidental 9 V/12 V USB PD adapter misconnection or VBUS surge. IC Role / Device Role / Timing Role: Overvoltage protection controller with 6.25 V OVLO threshold and sub-2 µs FLAG assertion. Use Value: Prevents permanent damage to USB PHY, battery charger IC, and PMIC by disconnecting OUT within 1.5 µs of overvoltage detection. |
Use Scenario: Enables reliable USB On-The-Go host mode in portable media players when connected to untrusted USB hosts. IC Role / Device Role / Timing Role: Bidirectional VBUS supervisor with EN-controlled enable/disable and UVLO-locked startup. Use Value: Ensures only valid 4.75–5.25 V VBUS sources power the OTG port, avoiding enumeration failure or data corruption. |
| USB-C Accessory Power Delivery | Industrial USB Data Logger |
Use Scenario: Safeguards USB-C accessories (e.g., dongles, hubs) against incorrect VBUS negotiation or legacy adapter backfeed. IC Role / Device Role / Timing Role: Standalone overvoltage guard with 21 V absolute max rating and thermal shutdown. Use Value: Maintains functional safety without firmware dependency - operates independently of MCU or USB protocol stack. |
Use Scenario: Secures USB-powered industrial loggers deployed in harsh environments with unstable field power supplies. IC Role / Device Role / Timing Role: Input supervisor with 3.0 V UVLO and 6.25 V OVLO thresholds, plus ESD-hardened IN pin. Use Value: Guarantees clean power-up and prevents false resets due to supply transients or ESD events on field wiring. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar overvoltage protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TUSB542IRWBR | USB 3.1 re-driver with integrated 5.5 V OVLO; no UVLO, no FLAG output, higher quiescent current (120 µA) | Designed for signal integrity enhancement, not standalone power protection; lacks fault reporting | Select only if signal equalization is required alongside basic overvoltage clamp |
| TPD3S014TDR | Dedicated USB port protector with 5.7 V OVLO, 1.5 A current rating, and integrated ESD diodes; no EN pin or UVLO | Optimized for high-current USB 2.0 ports with IEC 61000-4-2 Level 4 ESD, but no system-level enable control | Prefer when higher current (≥1 A) and tighter OVLO (5.7 V) are needed, and EN functionality is unnecessary |
Compared with NCP360SNAET1G, TUSB542IRWBR adds signal conditioning but removes fault visibility and UVLO control, while TPD3S014TDR increases current capacity and simplifies ESD design but sacrifices programmable enable and dual-threshold supervision.
Availability
NCP360SNAET1G is available at Aetrix Electronics and suitable for USB peripheral protection, mobile phone charging circuits, and portable device power management requiring stable component supply and long-term lifecycle support.
Supply support for NCP360SNAET1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and connectivity solutions for automotive, industrial, and consumer markets.
The NCP360SNAET1G belongs to onsemi's USB power protection product line, engineered specifically for cost-sensitive, space-constrained portable electronics requiring robust, integrated overvoltage and undervoltage supervision without external components.
FAQ
What is the exact OVLO threshold for NCP360SNAET1G?
The NCP360SNAET1G has a typical overvoltage lockout (OVLO) threshold of 6.25 V, with a guaranteed range of 6.0 V to 6.5 V across temperature (−40 °C to +85 °C). This value is fixed per the part number coding: "E" in position 5 of NCP360SNAET1G denotes the 6.25 V OVLO variant, confirmed in the Selection Guide on page 11 of the datasheet.
Does NCP360SNAET1G include an internal PMOS FET?
Yes, NCP360SNAET1G integrates a PMOS FET rated for 600 mA continuous current. Its RDS(on) results in a 105–200 mV dropout at 500 mA, eliminating the need for external pass transistors and reducing solution size. The FET is controlled solely by internal OVLO/UVLO comparators and the EN pin - no gate driver or external biasing is required.
How does the FLAG pin function on NCP360SNAET1G?
The FLAG pin on NCP360SNAET1G is an open-drain output that pulls low within 1.0–2.0 µs when input voltage exceeds the OVLO threshold (6.25 V) or falls below the UVLO threshold (3.0 V). It remains low until Vin returns to the valid window (3.0–6.25 V); an external pull-up resistor (typically 1 MΩ to VCC) is mandatory to establish a defined high state during normal operation.
What package type is used for NCP360SNAET1G?
NCP360SNAET1G uses the TSOP-5 package (Case 483), measuring 3.00 × 1.50 × 0.95 mm with 0.95 mm lead pitch. It is Pb-free and RoHS-compliant, marked with "AAP" per the ordering table on page 11. This 5-pin surface-mount package supports automated assembly and provides adequate thermal performance for ≤600 mA applications.
Is NCP360SNAET1G suitable for automotive applications?
No - NCP360SNAET1G is not qualified for automotive use. It is part of the commercial-grade NCP360 series. For automotive applications, onsemi offers the NCV360SNAET1G (with NCV prefix), which is AEC-Q100 qualified and PPAP capable. The "NCP" prefix explicitly indicates non-automotive grade, and the datasheet confirms NCV variants are designated for automotive and other high-reliability applications.
NCP360SNAET1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOT-23-5 Thin, TSOT-23-5
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Voltage - Clamping:
- 7.4V
- Technology:
- Mixed Technology
- Number of Circuits:
- 1
- Applications:
- USB
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
NCP360SNAET1G FAQ
1.How can I place an order for NCP360SNAET1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP360SNAET1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP360SNAET1G reliable?
The price and inventory of NCP360SNAET1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP360SNAET1G is usually 5 days.
3.What payment methods are accepted for NCP360SNAET1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP360SNAET1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP360SNAET1G?
NCP360SNAET1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP360SNAET1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP360SNAET1G?
For technical support, including NCP360SNAET1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP360SNAET1G requirements.
6.How does Aetrix verify that NCP360SNAET1G is sourced from the original manufacturer or authorized distributors?
All NCP360SNAET1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP360SNAET1G meets industry standards.
7.What is the process for return or replacement of NCP360SNAET1G?
All NCP360SNAET1G units undergo pre-shipment inspection (PSI). If there is an issue with NCP360SNAET1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP360SNAET1G part is unused and in its original packaging.
Return procedure for NCP360SNAET1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP360SNAET1G Tags

-
ESD03A5V5R17V
Stackpole Electronics Inc

-
ESDU02A5V5R17V
Stackpole Electronics Inc
-
0603ESDA-MLP7
Eaton - Electronics Division
.jpg)
-
0603ESDA2-TR2
Eaton - Electronics Division

-
PS04LTVA1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP7
Eaton - Electronics Division

-
TPD2S017DBVR
Texas Instruments
.jpg)
-
V2F105A150Y2EDP
KYOCERA AVX

-
82307050029
Würth Elektronik
-
NCP360SNT1G
onsemi
.jpg)
-
V2F118A400Y2EDP
KYOCERA AVX
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
