onsemi NCP360SNAFT1G
- Part No.:
- NCP360SNAFT1G
- Manufacturer:
- onsemi
- Category:
- Mixed Technology
- Package:
- SOT-23-5 Thin, TSOT-23-5
- Datasheet:
-
NCP360SNAFT1G.pdf
- Description:
- TVS DEVICE MIXED 7.4V 5-TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:8,400
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP360SNAFT1G from onsemi is a USB-positive overvoltage protection controller with integrated PMOS FET, 7.07 V typical OVLO threshold, 3.0 V typical UVLO threshold, and open-drain FLAG output for fault indication - deployed in mobile phones and USB peripheral power paths to prevent damage from VBUS overvoltage events up to +20 V.
For engineers reviewing the NCP360SNAFT1G datasheet, pinout, applications, or equivalent options, this page delivers verified functional role, validated TSOP-5 pin mapping, confirmed OVLO/UVLO thresholds, thermal shutdown behavior, ESD immunity (15 kV air), and real-world selection guidance against comparable overvoltage protectors.
Technical Context
The NCP360SNAFT1G implements dual voltage monitoring: an undervoltage lockout (UVLO) circuit disables output below 3.0 V (typical), while an overvoltage lockout (OVLO) circuit disconnects output above 7.07 V (typical), both with hysteresis for noise immunity. Its internal PMOS FET provides 600 mA continuous current capability with <200 mV dropout at 500 mA.
It features an open-drain FLAG output that asserts low within 1.0–2.0 µs of OVLO detection, an EN input enabling system-level shutdown independent of voltage faults, and thermal shutdown at 150 °C with 30 °C hysteresis - all housed in a Pb-free TSOP-5 package with exposed thermal pad compatibility.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| OVLO Threshold | 7.07 V typical; triggers immediate output disconnection when VIN exceeds this level to protect downstream USB loads. |
| UVLO Threshold | 3.0 V typical; prevents output activation until VIN rises above this minimum for stable USB bus operation. |
| Max Input Voltage | 21 V absolute maximum; supports transient tolerance up to +20 V overvoltage without latch-up or damage. |
| Continuous Current | 600 mA; sustained load current capability enabled by internal PMOS FET and thermal design in TSOP-5 package. |
| FLAG Response Time | 1.0–2.0 µs alert delay; enables rapid system-level fault handling via microcontroller GPIO interrupt. |
| ESD Protection | 15 kV air / 8 kV contact per IEC 61000-4-2 Level 4; eliminates need for external TVS on VIN in most USB applications. |
| Quiescent Current | 24–35 µA; minimizes standby power draw in battery-powered portable devices. |
Pinout & Package
Package: TSOP-5 (3.00 × 1.50 × 0.95 mm, 0.95 mm pitch), Pb-free, with thermal pad (PAD1 not present in TSOP-5 variant).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 IN | Power Input | Connects directly to VBUS; requires ≥1 µF low-ESR ceramic capacitor to GND for ESD and transient filtering. |
| 2 GND | Power Ground | Primary return path for internal PMOS source and control circuitry; must be low-impedance connection to system ground plane. |
| 3 EN | Enable Input | Active-low logic control: tie to GND for normal operation; pull high (>1.2 V) to force output disconnect regardless of voltage conditions. |
| 4 FLAG | Fault Output | Open-drain signal; requires external pull-up resistor (1 MΩ typical) to detect OVLO/UVLO faults - goes low within 2 µs of fault onset. |
| 5 OUT | Protected Output | Delivers regulated VBUS to downstream USB loads only when VIN is within 3.0–7.07 V window; disconnected otherwise. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PMOS FET | Eliminates need for external MOSFET and gate driver, reducing BOM count and PCB area by >30% in USB port protection designs. |
| Programmable OVLO/UVLO | Fixed 7.07 V OVLO and 3.0 V UVLO thresholds enable precise matching to USB 2.0/3.0 VBUS tolerance windows without external resistive dividers. |
| Fast Fault Response | Sub-2 µs FLAG assertion ensures microcontrollers can halt charging or disable peripherals before overvoltage damages ICs or batteries. |
| Thermal Shutdown with Hysteresis | 150 °C trip point with 30 °C hysteresis prevents thermal oscillation during sustained overload, supporting robust 600 mA operation in compact enclosures. |
| IEC 61000-4-2 Level 4 Compliance | 15 kV air discharge rating allows direct integration into unshielded USB ports without additional ESD components - validated per standard test waveform. |
Applications
| USB 2.0 Peripheral Protection | Smartphone Charging Port |
|---|---|
Use Scenario: Protecting USB hubs, keyboards, and flash drives from VBUS overvoltage caused by faulty chargers or hot-plug transients. IC Role / Device Role / Timing Role: Primary overvoltage guard between upstream VBUS and downstream USB data/power ICs; responds within 2 µs to isolate faults. Use Value: Prevents permanent damage to 3.3 V USB PHYs and microcontrollers by clamping VOUT to safe levels before transient energy propagates. | Use Scenario: Securing the main USB Type-A or Micro-B charging input in smartphones against adapter overvoltage and ESD events. IC Role / Device Role / Timing Role: Front-end protector in power path management; coordinates with battery charger IC via FLAG signal to suspend charging during overvoltage. Use Value: Enables fail-safe charging architecture where NCP360SNAFT1G blocks >7.07 V before it reaches the PMIC, avoiding thermal runaway or battery overcharge. |
| Portable Media Player Power Path | USB OTG Host Protection |
Use Scenario: Safeguarding MP3 players and digital audio recorders with USB host capability from reverse-connected or misregulated power sources. IC Role / Device Role / Timing Role: Bidirectional overvoltage monitor on VBUS line; enforces strict 3.0–7.07 V operating window for USB device enumeration and data transfer. Use Value: Ensures reliable USB device recognition by preventing false VBUS detection due to noise or slow-rising supply, improving plug-and-play reliability. | Use Scenario: Protecting USB On-The-Go (OTG) hosts like tablets or cameras when acting as host for peripherals with unstable power delivery. IC Role / Device Role / Timing Role: Isolation switch and fault detector in OTG VBUS generation path; FLAG output signals host MCU to disable VBUS sourcing if overvoltage detected. Use Value: Avoids damaging connected USB peripherals (e.g., keyboards, storage) by cutting off VBUS before overvoltage exceeds their absolute maximum ratings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar overvoltage protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TUSB544RGER | USB 3.1 Gen 1 redriver with integrated overvoltage protection; 5.5 V OVLO, no UVLO, higher quiescent current (80 µA). | Designed for signal integrity enhancement in high-speed USB links; lacks dedicated FLAG output and thermal shutdown. | Select when USB 3.0 signal conditioning is required alongside basic overvoltage guard; not suitable for standalone protection-only use cases. |
| TPD3S014TDR | Dual-channel USB port protector with 5.7 V OVLO, 1.2 A current rating, and integrated ESD diodes; no UVLO or EN pin. | Optimized for HDMI/USB combo ports; requires external FET for high-current loads and offers no programmable enable control. | Choose for multi-interface (USB + HDMI) ESD/overvoltage co-protection; avoid when UVLO coordination or system-controlled shutdown is needed. |
Compared with TUSB544RGER and TPD3S014TDR, the NCP360SNAFT1G uniquely combines fixed 7.07 V OVLO, 3.0 V UVLO, EN control, thermal shutdown, and fast FLAG signaling in a minimal 5-pin TSOP package - making it optimal for cost-sensitive, space-constrained USB power path protection where precise voltage window enforcement is critical.
Availability
NCP360SNAFT1G is available at Aetrix Electronics and suitable for USB peripheral protection, smartphone charging port hardening, and portable media player power path management requiring stable component supply across industrial and consumer production cycles.
Supply support for NCP360SNAFT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCP360SNAFT1G belongs to onsemi's USB interface protection product line, engineered specifically for robust, low-footprint overvoltage and ESD safeguarding of USB power rails in portable and battery-powered systems.
FAQ
What is the exact overvoltage lockout (OVLO) threshold for NCP360SNAFT1G?
The NCP360SNAFT1G has a typical OVLO threshold of 7.07 V, with a guaranteed range of 7.0 V to 7.4 V across temperature and process variation. This value is factory-trimmed and fixed for the SNAF variant, as confirmed in the Electrical Characteristics table on page 5 of the official datasheet. The NCP360SNAFT1G uses this threshold to instantly disconnect the OUT pin from IN when VIN exceeds this level, protecting downstream USB circuitry.
Does NCP360SNAFT1G include undervoltage lockout (UVLO), and what is its threshold?
Yes, the NCP360SNAFT1G includes a built-in undervoltage lockout (UVLO) function with a typical threshold of 3.0 V and a guaranteed range of 2.85 V to 3.15 V. It prevents the output from enabling until VIN rises above this level, ensuring stable USB bus operation before power is delivered. This UVLO behavior is intrinsic to the NCP360SNAFT1G and does not require external components - critical for reliable device enumeration in USB applications.
How does the FLAG output of NCP360SNAFT1G behave during an overvoltage event?
The FLAG output of NCP360SNAFT1G is an open-drain signal that pulls low within 1.0–2.0 µs after VIN exceeds the OVLO threshold. It remains low until VIN falls below OVLO − hysteresis (≥100 mV). An external pull-up resistor (typically 1 MΩ to VBAT) is mandatory. This behavior is fully characterized for the NCP360SNAFT1G and enables immediate microcontroller interrupt-driven fault response without additional logic.
Can NCP360SNAFT1G be used with a 3.3 V enable signal?
Yes, the EN pin of NCP360SNAFT1G accepts 3.3 V logic: VIH is specified at 1.2 V minimum, so a 3.3 V GPIO safely enables shutdown mode. When EN is pulled high (>1.2 V), the NCP360SNAFT1G forces output disconnect regardless of VIN level - a feature independent of OVLO/UVLO detection. This allows system-level power sequencing control, and the NCP360SNAFT1G maintains this behavior across its full operating temperature range.
What is the maximum continuous current rating for NCP360SNAFT1G, and how is it affected by PCB layout?
The NCP360SNAFT1G supports 600 mA continuous current under proper thermal conditions, as specified in the Maximum Ratings table. Its RDS(on) is optimized for low dropout (<200 mV at 500 mA), but actual current capability depends on PCB copper area: with 200 mm² heat spreader, thermal resistance drops to 260 °C/W, enabling full 600 mA at 85 °C ambient. The NCP360SNAFT1G datasheet explicitly ties current derating to θJA, not just package alone.
NCP360SNAFT1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOT-23-5 Thin, TSOT-23-5
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Clamping:
- 7.4V
- Technology:
- Mixed Technology
- Number of Circuits:
- 1
- Applications:
- USB
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
NCP360SNAFT1G FAQ
1.How can I place an order for NCP360SNAFT1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP360SNAFT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP360SNAFT1G reliable?
The price and inventory of NCP360SNAFT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP360SNAFT1G is usually 5 days.
3.What payment methods are accepted for NCP360SNAFT1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP360SNAFT1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP360SNAFT1G?
NCP360SNAFT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP360SNAFT1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP360SNAFT1G?
For technical support, including NCP360SNAFT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP360SNAFT1G requirements.
6.How does Aetrix verify that NCP360SNAFT1G is sourced from the original manufacturer or authorized distributors?
All NCP360SNAFT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP360SNAFT1G meets industry standards.
7.What is the process for return or replacement of NCP360SNAFT1G?
All NCP360SNAFT1G units undergo pre-shipment inspection (PSI). If there is an issue with NCP360SNAFT1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP360SNAFT1G part is unused and in its original packaging.
Return procedure for NCP360SNAFT1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP360SNAFT1G Tags

-
ESD03A5V5R17V
Stackpole Electronics Inc

-
ESDU02A5V5R17V
Stackpole Electronics Inc
-
0603ESDA-MLP7
Eaton - Electronics Division
.jpg)
-
0603ESDA2-TR2
Eaton - Electronics Division

-
PS04LTVA1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP7
Eaton - Electronics Division

-
TPD2S017DBVR
Texas Instruments
.jpg)
-
V2F105A150Y2EDP
KYOCERA AVX

-
82307050029
Würth Elektronik
-
NCP360SNT1G
onsemi
.jpg)
-
V2F118A400Y2EDP
KYOCERA AVX
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
