onsemi NCP374MU075TXG
- Part No.:
- NCP374MU075TXG
- Manufacturer:
- onsemi
- Category:
- Mixed Technology
- Package:
- 12-UFLGA Exposed Pad
- Datasheet:
-
NCP374MU075TXG.pdf
- Description:
- TVS DEVICE MIXED 12-TLLGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,415
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP374MU075TXG from onsemi is a dual-direction overvoltage and overcurrent protection IC for USB power path management, featuring ±28 V bidirectional OVP, 750 mA programmable current limit (IOCP), thermal shutdown at 150 °C, and open-drain FLAG fault indicator. It serves as a front-end load switch between IN (PMIC/charger input) and VBUS (USB connector), protecting host systems in portable and USB-powered devices.
For engineers reviewing the NCP374MU075TXG datasheet, pinout, applications, or equivalent options, key selection criteria include its back-to-back NMOS architecture for reverse-polarity protection, adjustable OCP via Ilim resistor, OVLO threshold of 5.77 V with 65 mV hysteresis, and LLGA-12 4×4 mm package with exposed thermal pad.
Technical Context
The NCP374MU075TXG implements a dual-MOSFET charge pump–driven gate control architecture to enable bidirectional voltage protection: positive OVP up to +28 V and negative OVP down to −28 V across VBUS pins, with independent UVLO (2.7 V) and OVLO (5.77 V) comparators. Its core logic supports three operational modes-Charge (DIR=0, EN=1), VBUS (DIR=1, EN=0), and Disable (DIR=1, EN=1)-each enabling distinct protection sets.
Current regulation is achieved by sensing voltage drop across an internal sense element referenced to the Ilim pin, where RILIM = 22 Ω yields 750 mA nominal OCP. Thermal shutdown activates at 150 °C with 30 °C hysteresis, and FLAG asserts low for OVLO, UVLO, OCP, or thermal events-requiring external 10 kΩ pull-up to VBAT.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| OVP Range | ±28 V on VBUS pins-protects downstream transceivers and chargers from miswired adapters or ESD-induced polarity reversal |
| OCP Setting | 750 mA (NCP374MU075TXG variant)-programmable via 22 Ω resistor on Ilim pin; accuracy depends on 0.1% tolerance |
| RDS(on) | 90 mΩ typical at 25°C-minimizes conduction loss and self-heating during sustained 750 mA operation |
| OVLO Threshold | 5.77 V with 65 mV hysteresis-prevents false triggering during USB voltage ripple or hot-plug transients |
| FLAG Response | Open-drain output sinking ≥1 mA at ≤400 mV-enables direct MCU GPIO fault detection without level-shifting |
| Thermal Shutdown | 150 °C activation with 30 °C hysteresis-forces immediate MOSFET turn-off and auto-recovery only after die cools to 120 °C |
| Package | LLGA-12 4×4 mm with exposed thermal pad (PAD1)-requires isolated copper pour for RJA ≤ 80 °C/W |
Pinout & Package
Package: LLGA-12 (Case 513AP), 4 mm × 4 mm, 0.5 mm pitch, Pb-free, with exposed thermal pad (PAD1) requiring isolation from all other potentials.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 - VBUS | Protected power input/output | Hardwired together; connects to USB VBUS line; withstands ±30 V transient; requires ≥1 µF low-ESR ceramic to GND |
| 3 - GND | Power ground reference | Primary return path for internal regulators, protection circuits, and FLAG pull-up; must tie to system GND plane |
| 7 - Ilim | OCP programming node | Sets current limit via external resistor; 22 Ω yields 750 mA; 0.1% tolerance critical for accuracy |
| 8 - EN | Enable control input | Active-low; enables VBUS mode when pulled <0.4 V; disables IN supply current to <1 µA in standby |
| 9 - DIR | Mode direction selector | High (>1.2 V) enables VBUS mode; low enables Charge mode; determines current flow direction and protection set |
| 10 - FLAG | Fault status output | Open-drain; pulls low on OVLO, UVLO, OCP, or thermal fault; requires external 10 kΩ pull-up to VBAT |
| 11 - IN | System power input | Supplies core logic and drives downstream loads; accepts 2.5–5.5 V; current sourced to VBUS limited by OCP |
| 12 - NC | No connect | Not internally bonded; may be left floating or tied to GND per layout convenience |
| PAD1 - Exposed Pad | Thermal drain / MOSFET drain | Must connect to isolated copper area for heat dissipation; never tie to GND or signal planes |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional ±28 V OVP | Back-to-back NMOS architecture protects both IN and VBUS sides from reverse polarity and overvoltage without external components |
| Programmable 750 mA OCP | Ilim pin accepts precision resistor to set exact current limit-critical for USB compliance and battery charger safety |
| Integrated thermal shutdown | 150 °C trip with 30 °C hysteresis ensures automatic recovery only after safe die cooling-no manual reset required |
| Logic-configurable modes | DIR and EN pins select Charge, VBUS, or Disable mode-enabling flexible integration in host, peripheral, and charger designs |
| Low quiescent current | 200 µA typical in VBUS mode and 0.02 µA in standby-preserves battery life in always-on portable applications |
Applications
| USB Host Port Protection | Portable Device Charging Circuit |
|---|---|
Use Scenario: Protecting upstream USB ports in tablets or set-top boxes against faulty wall adapters or shorted cables. IC Role / Device Role / Timing Role: Front-end bidirectional load switch and fault monitor placed between PMIC output and USB connector. Use Value: Prevents damage from ±28 V transients and limits inrush/short-circuit current to 750 mA while signaling faults via FLAG. | Use Scenario: Safeguarding lithium-ion battery charging paths in smartphones during USB OTG or accessory connection. IC Role / Device Role / Timing Role: Reverse-current blocking and overvoltage clamp between battery/charger IC and USB VBUS line. Use Value: Blocks −28 V reverse polarity from misinserted cables and disables charging if VBUS exceeds 5.77 V-ensuring CCCV charger integrity. |
| USB-C Accessory Interface | Industrial USB Hub Power Management |
Use Scenario: Securing downstream USB ports in wireless accessories (e.g., Bluetooth dongles) connected to unregulated power sources. IC Role / Device Role / Timing Role: Standalone OVP/OCP guard IC placed before USB transceiver PHY to isolate fault propagation. Use Value: Enables robust operation under erratic wall adapter conditions-FLAG alerts host MCU within 1.5 ms of OVLO onset. | Use Scenario: Managing power delivery to multiple USB peripherals in industrial embedded systems with long cable runs. IC Role / Device Role / Timing Role: Centralized VBUS protection device controlling power sequencing and fault reporting across hub downstream ports. Use Value: Reduces BOM count by consolidating protection into one IC with programmable OCP and thermal monitoring per port group. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar overvoltage and overcurrent protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TUSB544RGET | USB 3.1 Gen 1 re-driver with integrated 5-V OVP only; no negative voltage or programmable OCP support | Limited to high-speed signal integrity enhancement; lacks bidirectional protection and FLAG alerting | Select when signal equalization is primary need; not suitable for ±28 V or 750 mA OCP requirements |
| TPD3S014RSBR | Dedicated USB port protector with ±15 V OVP, 1.5 A fixed OCP, and integrated ESD diodes | Higher OCP rating but narrower OVP range; includes 15-kV ESD clamping not present in NCP374MU075TXG | Choose for cost-sensitive USB 2.0 ports needing ESD + OVP; use NCP374MU075TXG when ±28 V or precise 750 mA OCP is mandatory |
Compared with TUSB544RGET and TPD3S014RSBR, the NCP374MU075TXG uniquely delivers bidirectional ±28 V protection, programmable 750 mA current limiting, and thermal shutdown with auto-recovery-making it optimal for ruggedized USB power path designs where polarity reversal and precise OCP are critical.
Availability
NCP374MU075TXG is available at Aetrix Electronics and suitable for USB host port protection, portable device charging circuits, USB-C accessory interfaces, and industrial USB hub power management requiring stable component supply and long-term lifecycle support.
Supply support for NCP374MU075TXG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power management, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and IoT applications.
The NCP374MU075TXG belongs to onsemi's USB power path protection product line, designed specifically to safeguard sensitive downstream circuitry from overvoltage, reverse polarity, overcurrent, and thermal overload in portable and embedded USB systems.
FAQ
What is the maximum continuous current rating for NCP374MU075TXG?
The NCP374MU075TXG is rated for 750 mA continuous current in VBUS mode, as specified in its ordering designation and confirmed in the Electrical Characteristics table (IOCP = 600–900 mA, typical 750 mA). This value is set by a 22 Ω resistor on the Ilim pin and assumes operation within −40°C to +85°C ambient temperature with adequate PCB thermal relief via the exposed PAD1.
Does NCP374MU075TXG support reverse polarity protection?
Yes, the NCP374MU075TXG provides full reverse polarity protection down to −28 V on the VBUS pins using its internal back-to-back NMOS architecture. When negative voltage is applied to VBUS, the device disconnects IN from VBUS automatically-regardless of DIR/EN state-and asserts FLAG low. This capability is explicitly verified in the Absolute Maximum Ratings (−30 V min) and Functional Block Diagram.
How is overvoltage lockout (OVLO) configured on NCP374MU075TXG?
The NCP374MU075TXG features a fixed OVLO threshold of 5.77 V (typical) with 65 mV hysteresis, as documented in the Electrical Characteristics table. No external configuration is required-the comparator is internal and active in all operational modes. FLAG goes low when VBUS exceeds this threshold, and the device remains latched off until VBUS falls below (5.77 V − 65 mV) = 5.705 V.
What package type and thermal requirements apply to NCP374MU075TXG?
The NCP374MU075TXG uses the LLGA-12 (Case 513AP) 4×4 mm package with 0.5 mm pitch and an exposed thermal pad (PAD1). Per the datasheet, PAD1 must connect to an isolated copper area-not GND or signal layers-to achieve RJA ≤ 80 °C/W. Failure to isolate PAD1 risks thermal shutdown activation under 750 mA load.
Can NCP374MU075TXG be used in both charge and VBUS modes simultaneously?
No, the NCP374MU075TXG operates exclusively in one mode at a time, determined by the logic states of DIR and EN pins per Table 1. Charge mode (DIR=0, EN=1) enables protection from VBUS to IN; VBUS mode (DIR=1, EN=0) enables protection from IN to VBUS; Disable mode (DIR=1, EN=1) turns off all conduction. Simultaneous bidirectional conduction is not supported.
NCP374MU075TXG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 12-UFLGA Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Clamping:
- -
- Technology:
- Mixed Technology
- Number of Circuits:
- 1
- Applications:
- General Purpose
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-TLLGA (4x4)
NCP374MU075TXG FAQ
1.How can I place an order for NCP374MU075TXG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP374MU075TXG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP374MU075TXG reliable?
The price and inventory of NCP374MU075TXG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP374MU075TXG is usually 5 days.
3.What payment methods are accepted for NCP374MU075TXG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP374MU075TXG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP374MU075TXG?
NCP374MU075TXG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP374MU075TXG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP374MU075TXG?
For technical support, including NCP374MU075TXG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP374MU075TXG requirements.
6.How does Aetrix verify that NCP374MU075TXG is sourced from the original manufacturer or authorized distributors?
All NCP374MU075TXG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP374MU075TXG meets industry standards.
7.What is the process for return or replacement of NCP374MU075TXG?
All NCP374MU075TXG units undergo pre-shipment inspection (PSI). If there is an issue with NCP374MU075TXG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP374MU075TXG part is unused and in its original packaging.
Return procedure for NCP374MU075TXG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP374MU075TXG Tags

-
ESD03A5V5R17V
Stackpole Electronics Inc

-
ESDU02A5V5R17V
Stackpole Electronics Inc
-
0603ESDA-MLP7
Eaton - Electronics Division
.jpg)
-
0603ESDA2-TR2
Eaton - Electronics Division

-
PS04LTVA1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP7
Eaton - Electronics Division

-
TPD2S017DBVR
Texas Instruments
.jpg)
-
V2F105A150Y2EDP
KYOCERA AVX

-
82307050029
Würth Elektronik
-
NCP360SNT1G
onsemi
.jpg)
-
V2F118A400Y2EDP
KYOCERA AVX
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

