onsemi NCP4625DSN30T1G
- Part No.:
- NCP4625DSN30T1G
- Manufacturer:
- onsemi
- Package:
- SC-74A, SOT-753
- Datasheet:
-
NCP4625DSN30T1G.pdf
- Description:
- IC REG LINEAR 3V 300MA SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:3,610
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP4625DSN30T1G from onsemi is a 3.0 V, 300 mA CMOS low-dropout linear regulator in SOT-23-5 package, operating from 2.6 V to 10 V input, with 770 mV dropout at full load (300 mA), ±1% output accuracy over temperature, and chip enable for power management. It delivers stable voltage to noise-sensitive analog rails in portable battery-powered systems.
For engineers reviewing the NCP4625DSN30T1G datasheet, pinout, applications, or equivalent options, this page provides verified electrical parameters, thermal behavior, enable-controlled startup/shutdown timing, ceramic-capacitor stability, and direct alternative options for 3.0 V LDO replacement in space-constrained designs.
Technical Context
The NCP4625DSN30T1G integrates a precision bandgap reference, error amplifier, and low-RDS(on) N-channel pass transistor with internal current foldback and thermal shutdown. Its CE pin controls regulator enable via TTL-compatible logic threshold (VCEH = 1.7 V min), and the D-version includes an integrated output discharge transistor activated during disable.
Designed for high PSRR (70 dB @ 1 kHz) and low output noise (85 µVrms), it maintains regulation under fast line/load transients-evidenced by <10 mV output deviation during 50–100 mA load steps-and supports stable operation with ≥1 µF ceramic output capacitance without ESR requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.0 V ±1% (25°C), ±2.6% (−40°C to +85°C); enables precise biasing of 3.3 V-tolerant I/O or 3.0 V microcontrollers. |
| Max Output Current | 300 mA continuous; sufficient for powering single-core MCUs, sensors, or RF front-end ICs from Li-ion or dual-cell sources. |
| Dropout Voltage | 770 mV @ 300 mA (VIN = 2.8 V); allows operation down to 3.77 V input when regulating 3.0 V, supporting >90% battery utilization in 2-cell Li-ion systems. |
| Quiescent Current | 23 µA typical; reduces standby power loss in always-on subsystems such as real-time clocks or wake-on-event circuits. |
| PSRR | 70 dB @ 1 kHz; suppresses switching noise from adjacent DC-DC converters, critical for ADC reference or audio codec supplies. |
| Thermal Shutdown | Activates at 165°C junction temperature; protects against sustained overload or poor PCB thermal design without external circuitry. |
| Enable Threshold | VCEH = 1.7 V min, VCEL = 0.8 V max; compatible with 1.8 V/3.3 V GPIOs for sequenced power-up in multi-rail systems. |
Pinout & Package
SOT-23-5 (Case 1212) package: 2.9 mm × 2.8 mm × 1.15 mm body, surface-mount, Pb-free, with exposed pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Input supply connection | Accepts 2.6–10 V; requires local 1 µF ceramic decoupling to minimize line transient response degradation. |
| GND | Power ground reference | Common return path for input/output currents; must be low-impedance and tied directly to power plane. |
| CE | Chip enable control input | Active-high logic input; internal pull-down ensures default-off state if left floating; connects to VIN if unused. |
| VOUT | Regulated output terminal | Delivers 3.0 V ±1%; requires 1 µF ceramic capacitor placed within 2 mm of pin for stability and transient response. |
| NC | No-connect terminal | Internally unconnected; must remain unpopulated or left floating-no routing or grounding permitted. |
Key Features
| Feature | Design Value |
|---|---|
| Auto-discharge output | D-version integrates VOUT-to-GND discharge FET, reducing residual output voltage to <100 mV within 100 µs after disable-critical for safe reset sequencing. |
| Ceramic-capacitor stable | Guaranteed stability with ≥1 µF X5R/X7R ceramic output capacitor; eliminates need for higher-ESR tantalum or aluminum electrolytics. |
| Low thermal resistance | RJA = 238°C/W (SOT-23); enables 300 mA operation up to +70°C ambient with minimal copper area-no thermal pad required. |
| High line regulation | 0.02%/V typical; limits output variation to <600 µV per volt input change-essential for maintaining ADC accuracy across battery discharge. |
| Current foldback protection | Reduces short-circuit current to ~40 mA at VOUT = 0 V, limiting power dissipation during fault and enabling self-recovery without latchup. |
Applications
| Portable Medical Sensors | Industrial IoT Edge Nodes |
|---|---|
Use Scenario: Powering ultra-low-power temperature/humidity sensors and BLE transceivers in handheld diagnostic tools powered by two-series Li-ion cells (6.0–8.4 V). IC Role / Device Role / Timing Role: Primary 3.0 V supply rail regulator with enable-controlled sleep/wake cycling synchronized to sensor sampling intervals. Use Value: 23 µA quiescent current extends battery life beyond 12 months; 770 mV dropout enables full utilization of cell voltage down to 3.77 V. |
Use Scenario: Providing clean 3.0 V bias to RS-485 transceivers and microcontroller I/O in DIN-rail mounted condition monitoring gateways. IC Role / Device Role / Timing Role: Isolated low-noise supply stage decoupling switching DC-DC outputs to prevent data corruption on serial buses. Use Value: 70 dB PSRR at 1 kHz attenuates 100 kHz–1 MHz converter ripple; ceramic stability simplifies layout in dense industrial PCBs. |
| Consumer Camera Modules | Smart Home Hub Controllers |
Use Scenario: Regulating 3.0 V for image signal processors (ISPs) and CMOS image sensors in compact action cameras with dual-cell Li-ion packs. IC Role / Device Role / Timing Role: Low-noise analog supply generator with fast load transient response (<10 mV deviation) during burst-mode sensor readout. Use Value: 85 µVrms output noise prevents fixed-pattern noise in raw image data; auto-discharge ensures clean reset between capture sequences. |
Use Scenario: Supplying 3.0 V to Wi-Fi SoCs and touch controller ASICs in voice-activated smart speakers with always-on listening capability. IC Role / Device Role / Timing Role: Standby power manager enabling rapid wake-from-sleep (<100 µs VOUT rise time) upon voice trigger detection. Use Value: CE pin compatibility with 1.8 V GPIOs allows direct interface to low-voltage application processors; 300 mA headroom supports peak transmit current. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1700T-3002E/MB | 250 mA max output, 600 mV dropout @ 250 mA, no enable pin, no auto-discharge | Lacks CE control and output discharge; suitable only for always-on 3.0 V rails with lower current demand | Select when board space permits larger SOT-23-3 and system does not require sequenced power-down. |
| Torex XC6206P302MR-G | 300 mA, 400 mV dropout @ 300 mA, no enable, no auto-discharge, ±2% accuracy | Higher accuracy tolerance and no active control features limit use in precision or dynamic power management systems | Choose for cost-sensitive, non-sequenced applications where 3.0 V ±2% is acceptable and thermal margin is ample. |
Compared with MCP1700T-3002E/MB and XC6206P302MR-G, the NCP4625DSN30T1G uniquely combines 300 mA delivery, CE control, auto-discharge, ±1% accuracy, and ceramic stability in SOT-23-5-making it the only option among the three qualified for battery-powered systems requiring controlled shutdown and fast wake-up.
Availability
NCP4625DSN30T1G is available at Aetrix Electronics and suitable for portable medical sensors, industrial IoT edge nodes, consumer camera modules, and smart home hub controllers requiring stable component supply with guaranteed long-term sourcing.
Supply support for NCP4625DSN30T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient silicon solutions for automotive, industrial, cloud, and intelligent power systems.
The NCP4625DSN30T1G belongs to the NCP4625 family of CMOS LDO regulators designed specifically for space-constrained, battery-powered applications demanding low quiescent current, fast enable response, and robust thermal protection.
FAQ
What is the maximum input voltage rating for the NCP4625DSN30T1G?
The NCP4625DSN30T1G has an absolute maximum input voltage rating of 12.0 V. However, its recommended operating input range is 2.6 V to 10 V. Exceeding 10 V may degrade long-term reliability or trigger overvoltage stress not covered by standard qualification testing. The device's internal protection circuits do not include overvoltage clamping, so external TVS or zener limiting is advised if input transients exceed 12 V.
Does the NCP4625DSN30T1G require an external capacitor on the CE pin?
No, the NCP4625DSN30T1G does not require an external capacitor on the CE pin. Its enable input has an internal pull-down current source (0.3 µA typical), ensuring reliable low-state default behavior. Adding capacitance to CE would slow enable/disable timing and is unnecessary for noise immunity-layout best practice is to route CE as a short, direct trace from the controlling GPIO without stubs or vias.
Can the NCP4625DSN30T1G be used with tantalum output capacitors?
The NCP4625DSN30T1G is specified and tested for stability with ceramic capacitors (≥1 µF, X5R/X7R). Tantalum capacitors are not recommended due to their higher ESR, which can induce oscillation or degraded transient response. If tantalum must be used, extensive bench validation-including load step testing and phase margin measurement-is required, and derating to ≤0.5 µF is advised to avoid instability observed in application note AN-102.
What is the thermal shutdown hysteresis of the NCP4625DSN30T1G?
The NCP4625DSN30T1G activates thermal shutdown at 165°C junction temperature and releases at 110°C, yielding a 55°C hysteresis. This prevents rapid cycling near the trip point during intermittent overload. The hysteresis is fixed by internal circuitry and cannot be adjusted externally. Full recovery requires junction cooling below 110°C, typically achieved within seconds under natural convection with ≥1 cm² of 1-oz copper pour.
Is the NC pin on the NCP4625DSN30T1G internally connected or should it be grounded?
The NC pin (Pin 4) on the NCP4625DSN30T1G is internally unconnected and must remain floating-neither grounded nor tied to any net. Routing or soldering to this pin risks mechanical stress on the bond wire or contamination-induced leakage. Per onsemi Package Outline Drawing 1212-A, Pin 4 is designated "No Connect" and has zero electrical function; leaving it unpopulated is mandatory for compliance with the device's qualification test plan.
NCP4625DSN30T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 10V
- Voltage - Output (Min/Fixed):
- 3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.85V @ 300mA
- Current - Output:
- 300mA
- Current - Quiescent (Iq):
- 40 µA
- Current - Supply (Max):
- -
- PSRR:
- 70dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
NCP4625DSN30T1G FAQ
1.How can I place an order for NCP4625DSN30T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP4625DSN30T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP4625DSN30T1G reliable?
The price and inventory of NCP4625DSN30T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP4625DSN30T1G is usually 5 days.
3.What payment methods are accepted for NCP4625DSN30T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP4625DSN30T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP4625DSN30T1G?
NCP4625DSN30T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP4625DSN30T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP4625DSN30T1G?
For technical support, including NCP4625DSN30T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP4625DSN30T1G requirements.
6.How does Aetrix verify that NCP4625DSN30T1G is sourced from the original manufacturer or authorized distributors?
All NCP4625DSN30T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP4625DSN30T1G meets industry standards.
7.What is the process for return or replacement of NCP4625DSN30T1G?
All NCP4625DSN30T1G units undergo pre-shipment inspection (PSI). If there is an issue with NCP4625DSN30T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP4625DSN30T1G part is unused and in its original packaging.
Return procedure for NCP4625DSN30T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP4625DSN30T1G Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

