onsemi NCP4671DMX12TCG
- Part No.:
- NCP4671DMX12TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN
- Datasheet:
-
NCP4671DMX12TCG.pdf
- Description:
- IC REG LINEAR 1.2V 400MA 6XDFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,515
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP4671DMX12TCG from onsemi is a 400 mA dual-rail ultra-low dropout linear regulator with fixed 1.2 V output, designed for low-voltage power rails in portable electronics. It features a separate VBIAS input (2.4–5.25 V), supports VIN as low as 1.3 V (VOUT + 0.1 V), delivers ±15 mV output accuracy at 25°C, and achieves 180 mV typical dropout at 400 mA - enabling operation from near-threshold input voltages in battery-powered systems.
For engineers reviewing the NCP4671DMX12TCG datasheet, pinout, applications, or equivalent options, key selection considerations include its XDFN6 package (1.2 × 1.2 × 0.4 mm), auto-discharge capability, bias-input separation for PSRR optimization, and thermal performance (RJA = 250°C/W) in space-constrained designs.
Technical Context
The NCP4671DMX12TCG implements a dual-rail architecture where VBIAS powers the control circuitry independently of VIN, decoupling regulation stability from input rail noise and enabling ultra-low dropout operation. This architecture allows stable 1.2 V output even when VIN drops to 1.3 V while maintaining high PSRR (80 dB at 1 kHz for VIN ripple, 50 dB for VBIAS ripple).
It integrates CE-controlled enable logic with internal pull-down, supports fast load transients via low-output-impedance design, and includes current-foldback protection (120 mA typ.) and UVLO on VIN. The D-version variant adds an internal VOUT-to-GND discharge transistor activated during disable mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.2 V ±15 mV (25°C), ±20 mV (−40°C to +85°C) - ensures precise core voltage for low-power microcontrollers and sensors. |
| Max Output Current | 400 mA continuous - sufficient for powering SoC I/O domains or RF front-end bias rails. |
| Dropout Voltage | 180 mV typical at 400 mA - enables operation from single-cell Li-ion (3.0 V) or boosted 1.5 V alkaline sources with minimal headroom loss. |
| Quiescent Current | 28 µA typical - minimizes standby power in always-on subsystems like real-time clocks or sensor hubs. |
| PSRR | 80 dB at 1 kHz (VIN ripple), 50 dB at 1 kHz (VBIAS ripple) - suppresses switching noise from upstream DC/DC converters. |
| Thermal Resistance | RJA = 250°C/W (XDFN6) - requires minimal PCB copper area for thermal relief in compact layouts. |
| Enable Threshold | VCEH = 0.8 V min, VCEL = 0.3 V max - compatible with 1.2 V, 1.8 V, and 3.3 V logic-level control signals. |
Pinout & Package
XDFN6 package (1.2 mm × 1.2 mm × 0.4 mm, wettable flank), Pb-free, 6-terminal surface-mount with exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VBIAS) | Bias supply input | Powers internal LDO control circuitry; must be ≥ VOUT + 1.6 V (≥2.8 V for 1.2 V output); isolates control stability from noisy VIN. |
| 2 (GND) | Analog/digital ground | Common reference for all internal circuits; requires low-impedance connection to PCB ground plane for PSRR and transient performance. |
| 3 (CE) | Chip enable input | Active-high logic control; internal 1 µA pull-down allows direct tie to VBIAS if unused; enables system-level power sequencing. |
| 4 (VIN) | Main power input | Regulated path input; operates from 1.3 V to VBIAS; low-impedance trace and 1 µF ceramic decoupling required adjacent to pin. |
| 5 (NC) | No-connect | Not internally bonded; must remain unconnected per datasheet - no routing or soldering allowed. |
| 6 (VOUT) | Regulated output | Delivers 1.2 V to load; requires 2.2 µF ceramic output capacitor placed within 2 mm of pin for stability and transient response. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail architecture | Separate VBIAS and VIN inputs enable independent optimization of control stability and power efficiency - critical for post-DC/DC LDO stages. |
| Auto-discharge function | Integrated VOUT-to-GND NMOS discharges output capacitor rapidly during shutdown - prevents residual voltage from interfering with downstream logic reset timing. |
| Ultra-low quiescent current | 28 µA typical IQ enables >1-year battery life in coin-cell-powered IoT sensors operating intermittently. |
| High PSRR at low frequency | 80 dB rejection of 1 kHz input ripple preserves signal integrity in analog sensor interfaces powered from noisy switchers. |
| Low dropout at full load | 180 mV VDO at 400 mA allows use with 1.3 V input - extends usable battery range in single-cell applications by up to 12%. |
Applications
| Mobile Phone Baseband Power | Wearable Sensor Hub Supply |
|---|---|
Use Scenario: Powers baseband processor I/O domain in LTE smartphones where input is derived from a 1.5 V buck converter output. IC Role / Device Role / Timing Role: Post-regulator providing clean, low-noise 1.2 V to interface logic with tight voltage tolerance. Use Value: Dual-rail architecture rejects buck converter switching noise (via VBIAS isolation), while 180 mV dropout maintains regulation as battery voltage declines below 3.2 V. | Use Scenario: Supplies 1.2 V to MEMS accelerometer, gyroscope, and BLE radio in compact fitness trackers. IC Role / Device Role / Timing Role: Primary low-quiescent LDO delivering regulated rail during active sensing and sleep modes. Use Value: 28 µA quiescent current and auto-discharge ensure rapid power-down and <1 µA system leakage - extending 200 mAh coin-cell life beyond 18 months. |
| Portable Medical Monitor | Industrial Handheld Scanner |
Use Scenario: Provides 1.2 V bias to low-noise analog front-end (AFE) in battery-operated ECG monitors. IC Role / Device Role / Timing Role: Precision voltage source for AFE reference and signal chain - requiring high PSRR and low output noise. Use Value: 80 dB PSRR at 1 kHz suppresses digital noise coupling into analog measurements; ±15 mV accuracy ensures consistent ADC reference scaling. | Use Scenario: Powers FPGA configuration and interface logic in ruggedized barcode scanners using 2xAA alkaline batteries. IC Role / Device Role / Timing Role: Main system LDO supporting dynamic load steps from idle to active scanning bursts. Use Value: Fast load transient response (Fig. 49–50) maintains 1.2 V within ±30 mV during 1–400 mA load steps - preventing FPGA configuration errors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B122MR-G | Single-rail 1.2 V LDO; 250 mA max; 250 mV dropout at 200 mA; no VBIAS pin; no auto-discharge. | Lacks dual-rail noise isolation and fast discharge - unsuitable for noise-sensitive AFE or sequenced power-down systems. | Select only if board space allows larger SOT-25 package and system does not require VBIAS decoupling or output discharge. |
| Diodes AP7361-12SG-7 | Single-rail 1.2 V LDO; 600 mA max; 300 mV dropout at 400 mA; 50 µA IQ; no VBIAS or auto-discharge. | Higher dropout and IQ reduce battery runtime; lacks bias-rail PSRR advantage for DC/DC-fed systems. | Consider only when higher output current is mandatory and thermal budget permits RJA = 220°C/W in SOT-25. |
Compared with XC6210B122MR-G and AP7361-12SG-7, the NCP4671DMX12TCG uniquely combines ultra-low dropout (180 mV), dual-rail PSRR optimization, and integrated auto-discharge in a 1.2 mm² XDFN6 package - making it optimal for space-constrained, noise-sensitive, battery-critical applications where input is sourced from a DC/DC converter.
Availability
NCP4671DMX12TCG is available at Aetrix Electronics and suitable for portable medical devices, wearable electronics, and industrial handheld scanners requiring stable component supply, long-term lifecycle support, and Pb-free compliance.
Supply support for NCP4671DMX12TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, with leadership in power management, analog, and sensor technologies.
The NCP4671DMX12TCG belongs to onsemi's ultra-low-dropout LDO family engineered for battery-powered portable equipment requiring high accuracy, low IQ, and robust transient response in sub-2 mm² packages.
FAQ
What is the minimum input voltage required for NCP4671DMX12TCG to regulate 1.2 V output?
The NCP4671DMX12TCG requires VIN ≥ VOUT + 0.1 V = 1.3 V when VOUT ≥ 0.8 V, per datasheet Section "Operating Power Input Voltage". At 400 mA load and 25°C, dropout is 180 mV typical, so 1.3 V input sustains regulation. Below 1.3 V, output collapses linearly per Figure 33–35.
Does NCP4671DMX12TCG require external capacitors, and what values are recommended?
Yes: 1 µF ceramic capacitors on VIN and VBIAS (placed ≤2 mm from pins), and ≥2.2 µF ceramic on VOUT (also ≤2 mm from pin). These values ensure stability, line/load transient response, and PSRR performance per Application Information (page 19). Tantalum caps are discouraged due to ESR-related oscillation risk.
How does the auto-discharge feature of NCP4671DMX12TCG operate?
The NCP4671DMX12TCG (D-version) activates an internal NMOS transistor between VOUT and GND when CE is pulled low, discharging the output capacitor rapidly. This prevents residual voltage from holding downstream logic in undefined states during power-down - critical for reliable system reset sequencing.
Can NCP4671DMX12TCG be used with a 1.8 V bias supply?
No. For VOUT = 1.2 V ≥ 0.8 V, VBIAS must be ≥ VOUT + 1.6 V = 2.8 V per datasheet Table "Bias Supply Voltage Range". A 1.8 V bias violates this requirement and will cause improper regulation or failure to enable - use ≥2.8 V (e.g., 3.3 V or 3.6 V).
What is the thermal performance of NCP4671DMX12TCG in its XDFN6 package?
The NCP4671DMX12TCG has RJA = 250°C/W in the XDFN6 package (page 3). At 400 mA and 180 mV dropout, power dissipation is 72 mW, resulting in ~18°C junction rise above ambient. No heatsink is needed for typical handheld operation, but thermal relief via PCB copper pour is recommended for sustained high-load conditions.
NCP4671DMX12TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.25V
- Voltage - Output (Min/Fixed):
- 1.2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.28V @ 400mA
- Current - Output:
- 400mA
- Current - Quiescent (Iq):
- 40 µA
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 50dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCP4671DMX12TCG FAQ
1.How can I place an order for NCP4671DMX12TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP4671DMX12TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP4671DMX12TCG reliable?
The price and inventory of NCP4671DMX12TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP4671DMX12TCG is usually 5 days.
3.What payment methods are accepted for NCP4671DMX12TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP4671DMX12TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP4671DMX12TCG?
NCP4671DMX12TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP4671DMX12TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP4671DMX12TCG?
For technical support, including NCP4671DMX12TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP4671DMX12TCG requirements.
6.How does Aetrix verify that NCP4671DMX12TCG is sourced from the original manufacturer or authorized distributors?
All NCP4671DMX12TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP4671DMX12TCG meets industry standards.
7.What is the process for return or replacement of NCP4671DMX12TCG?
All NCP4671DMX12TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP4671DMX12TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP4671DMX12TCG part is unused and in its original packaging.
Return procedure for NCP4671DMX12TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP4671DMX12TCG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
