onsemi NCP4671DMX13TCG
- Part No.:
- NCP4671DMX13TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN
- Datasheet:
-
NCP4671DMX13TCG.pdf
- Description:
- IC REG LINEAR 1.3V 400MA 6XDFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,493
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP4671DMX13TCG from onsemi is a 400 mA dual-rail ultra-low dropout linear regulator with fixed 1.3 V output, designed for low-voltage core power in portable electronics. It features a separate VBIAS input (2.4–5.25 V) and ultra-low dropout of 180 mV at 400 mA, enabling operation from VIN as low as 1.4 V while maintaining regulation. Its XDFN6 package (1.2 × 1.2 × 0.4 mm) supports space-constrained battery-powered applications such as mobile camera modules and low-power microcontrollers.
For engineers reviewing the NCP4671DMX13TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its dual-rail architecture, ±15 mV output accuracy at 25°C, 28 µA quiescent current, 80 dB PSRR at 1 kHz (VIN ripple), and auto-discharge capability in the D-version - all critical for stable, low-noise, low-power rail generation in compact embedded systems.
Technical Context
The NCP4671DMX13TCG implements a dual-rail LDO architecture where VBIAS powers the control circuitry independently from VIN, decoupling bias supply noise and enabling ultra-low dropout performance. This separation allows VIN to operate down to VOUT + 0.1 V (i.e., ≥1.4 V for 1.3 V output) while maintaining regulation across −40°C to +85°C.
It integrates CE (chip enable) with internal pull-down, supports fast load transient response (<200 µs settling per Figures 49–50), and includes current foldback protection (120 mA typical). The D-version adds an internal VOUT-to-GND discharge transistor activated during disable, reducing output voltage decay time without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.3 V ±15 mV at 25°C; ±20 mV over −40°C to +85°C - ensures precise core voltage for 1.3 V logic domains. |
| Max Output Current | 400 mA continuous - sufficient for powering ARM Cortex-M cores, image sensors, or RF transceivers. |
| Dropout Voltage | 180 mV typical at 400 mA (VBIAS = 3.6 V) - enables regulation from VIN = 1.4 V, extending battery runtime in single-cell Li-ion/Li-poly systems. |
| Quiescent Current | 28 µA typical at IOUT = 0 mA - minimizes standby power loss in always-on subsystems. |
| PSRR | 80 dB at 1 kHz (VIN ripple), 50 dB at 1 kHz (VBIAS ripple) - suppresses switching noise from upstream DC/DC converters. |
| Enable Threshold | VCEH = 0.8 V min, VCEL = 0.3 V max - compatible with 1.8 V and 3.3 V GPIO logic levels. |
| Thermal Resistance | RJA = 250 °C/W (XDFN6) - requires minimal PCB copper area for thermal management at full load. |
Pinout & Package
XDFN6 package (1.2 mm × 1.2 mm × 0.4 mm, case 711AA), Pb-free, wettable flank capable. Exposed thermal pad (pin 5) must be soldered to PCB ground plane for optimal thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VBIAS | Bias supply input | Powers internal control circuitry; must be ≥ VOUT + 1.6 V (≥2.9 V for 1.3 V output); decouples LDO regulation from VIN noise. |
| 2 - GND | Analog/digital ground | Common reference for VIN, VOUT, VBIAS, and CE; must connect directly to low-impedance ground plane. |
| 3 - CE | Chip enable input | Active-high logic control; internal 1 µA pull-down allows direct tie to VBIAS if unused; enables system-level power sequencing. |
| 4 - VIN | Main power input | Regulated path input; operates from VOUT + 0.1 V to VBIAS (1.4 V to ≤5.25 V); requires 1 µF ceramic decoupling close to pin. |
| 5 - NC | No connection | Not internally bonded; must remain unconnected or tied to GND only if required by PCB layout (no electrical function). |
| 6 - VOUT | Regulated output | Delivers 1.3 V at up to 400 mA; includes internal discharge transistor (D-version) for rapid VOUT collapse during shutdown. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail architecture | Separate VBIAS and VIN inputs isolate control circuitry from power path noise, enabling <1.4 V input operation and high PSRR. |
| Auto-discharge function | Integrated VOUT-to-GND NMOS discharges output capacitor rapidly upon CE deactivation - eliminates need for external bleed resistor. |
| Ultra-low quiescent current | 28 µA typical (0.1 µA standby) extends battery life in always-on sensor nodes and wearable devices. |
| High accuracy output | ±15 mV initial tolerance at 25°C ensures reliable operation of 1.3 V I/O or core rails without post-regulation trimming. |
| Low-noise regulation | 70 µVRMS output noise (10 Hz–100 kHz) prevents jitter in clock-sensitive analog circuits like ADCs or PLLs. |
Applications
| Mobile Camera Module Power | Low-Power Microcontroller Core |
|---|---|
|
Use Scenario: Powering CMOS image sensor and ISP core in smartphone front/rear cameras requiring clean, low-noise 1.3 V supply. IC Role / Device Role / Timing Role: Primary LDO delivering regulated 1.3 V core voltage with fast load transient response to handle burst-mode sensor readout. Use Value: 180 mV dropout enables use behind 1.5 V buck converter; 80 dB PSRR rejects switching noise; auto-discharge prevents ghost power during sleep mode. |
Use Scenario: Supplying ARM Cortex-M0+/M3/M4 core voltage in battery-operated IoT edge nodes with aggressive duty cycling. IC Role / Device Role / Timing Role: System-level core regulator enabling deep-sleep modes via CE control and minimizing leakage during idle periods. Use Value: 28 µA quiescent current and 0.1 µA standby current maximize battery longevity; ±15 mV accuracy ensures reliable core operation across temperature. |
| Portable Audio Codec Bias | Wearable Sensor Hub Rail |
|
Use Scenario: Providing low-noise 1.3 V bias for audio DAC/ADC and headphone amplifier stages in Bluetooth earbuds. IC Role / Device Role / Timing Role: Low-noise analog rail generator with high PSRR to prevent audible switching artifacts in audio signal chain. Use Value: 70 µVRMS output noise and 80 dB PSRR at 1 kHz suppress DC/DC ripple; XDFN6 footprint saves board space in ultra-compact form factors. |
Use Scenario: Powering multi-sensor fusion hub (accelerometer, gyroscope, HRM) in fitness trackers with tight thermal and size constraints. IC Role / Device Role / Timing Role: Compact, thermally efficient 400 mA regulator supporting simultaneous sensor activation bursts. Use Value: RJA = 250 °C/W allows full 400 mA load without heatsink; 1.2 × 1.2 mm XDFN6 enables dense component placement near sensors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-dropout LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B132MR-G | Single-rail 1.3 V LDO; 250 mA max; 120 mV dropout at 250 mA; no VBIAS pin; no auto-discharge. | Lacks dual-rail flexibility and VOUT discharge; suitable only for simpler, lower-current systems without aggressive sequencing needs. | Select when board space allows larger SOT-25 package and system does not require VBIAS noise isolation or fast VOUT discharge. |
| Richtek RT9080L-13PUF | Single-rail 1.3 V LDO; 500 mA max; 200 mV dropout at 500 mA; 35 µA IQ; no auto-discharge; different pinout (SOT-23-5). | Higher current rating but higher dropout and no integrated discharge; requires external circuit for VOUT collapse. | Choose for higher current headroom where auto-discharge is handled externally and VBIAS decoupling is unnecessary. |
Compared with XC6210B132MR-G and RT9080L-13PUF, the NCP4671DMX13TCG uniquely combines dual-rail architecture, 400 mA capability, auto-discharge, and XDFN6 footprint - making it optimal for space-constrained, noise-sensitive, and sequenced-power applications where VBIAS noise rejection is critical.
Availability
NCP4671DMX13TCG is available at Aetrix Electronics and suitable for mobile camera modules, low-power microcontroller cores, and portable audio codecs requiring stable component supply, long-term lifecycle support, and Pb-free compliance.
Supply support for NCP4671DMX13TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power management, analog, and sensing solutions for automotive, industrial, and portable electronics.
The NCP4671 series belongs to onsemi's ultra-low-dropout LDO portfolio, engineered specifically for next-generation battery-powered devices demanding sub-1.5 V core regulation, minimal quiescent power, and robust noise immunity in ultra-compact packages.
FAQ
What is the minimum input voltage required for NCP4671DMX13TCG to regulate 1.3 V output?
The NCP4671DMX13TCG requires VIN ≥ VOUT + 0.1 V = 1.4 V when VOUT ≥ 0.8 V (per datasheet Section 3, Electrical Characteristics). This ultra-low dropout is enabled by its dual-rail architecture - VBIAS must be ≥ VOUT + 1.6 V (≥2.9 V) and supplies the control circuitry separately. At 400 mA load, typical dropout is 180 mV, confirming stable regulation down to 1.4 V input.
Does NCP4671DMX13TCG include an internal discharge transistor?
Yes, the "D" in NCP4671DMX13TCG denotes the auto-discharge version. When CE is pulled low, an internal NMOS transistor connects VOUT to GND, actively discharging the output capacitor. This eliminates the need for an external bleed resistor and ensures rapid VOUT collapse - critical for power sequencing in multi-rail systems and preventing back-powering of downstream circuitry.
What are the recommended input and output capacitors for NCP4671DMX13TCG?
The datasheet specifies a 1 µF ceramic capacitor for each input (VIN and VBIAS) placed as close as possible to their respective pins and GND. For output, a 2.2 µF or larger ceramic capacitor is required for stability and optimal transient response. Tantalum capacitors are discouraged due to ESR-related instability risks. All capacitors must use low-ESR X5R/X7R dielectrics and be mounted within 2 mm of the IC pins.
Can NCP4671DMX13TCG operate with VBIAS lower than 2.9 V?
No - for VOUT = 1.3 V (≥0.8 V), the datasheet mandates VBIAS ≥ VOUT + 1.6 V = 2.9 V (Section 3, Electrical Characteristics). Operating below this violates the absolute maximum rating and may cause regulation failure, increased dropout, or thermal instability. VBIAS must also remain ≤5.25 V and be well-decoupled with a 1 µF ceramic capacitor.
How does the dual-rail architecture of NCP4671DMX13TCG improve PSRR compared to single-rail LDOs?
The dual-rail architecture isolates the error amplifier and reference circuitry from VIN noise by powering them from VBIAS instead of VIN. This yields 80 dB PSRR against VIN ripple at 1 kHz and 50 dB against VBIAS ripple - significantly higher than typical single-rail LDOs. In practice, this allows NCP4671DMX13TCG to cleanly regulate 1.3 V behind noisy buck converters without additional filtering.
NCP4671DMX13TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.25V
- Voltage - Output (Min/Fixed):
- 1.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.26V @ 400mA
- Current - Output:
- 400mA
- Current - Quiescent (Iq):
- 40 µA
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 50dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCP4671DMX13TCG FAQ
1.How can I place an order for NCP4671DMX13TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP4671DMX13TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP4671DMX13TCG reliable?
The price and inventory of NCP4671DMX13TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP4671DMX13TCG is usually 5 days.
3.What payment methods are accepted for NCP4671DMX13TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP4671DMX13TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP4671DMX13TCG?
NCP4671DMX13TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP4671DMX13TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP4671DMX13TCG?
For technical support, including NCP4671DMX13TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP4671DMX13TCG requirements.
6.How does Aetrix verify that NCP4671DMX13TCG is sourced from the original manufacturer or authorized distributors?
All NCP4671DMX13TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP4671DMX13TCG meets industry standards.
7.What is the process for return or replacement of NCP4671DMX13TCG?
All NCP4671DMX13TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP4671DMX13TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP4671DMX13TCG part is unused and in its original packaging.
Return procedure for NCP4671DMX13TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP4671DMX13TCG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
