My Inquiry
My Account
onsemi NCP4672DR2G
- Part No.:
- NCP4672DR2G
- Manufacturer:
- onsemi
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
NCP4672DR2G.pdf
- Description:
- IC REG LINEAR 3.5V/1.8V 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,035
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP4672DR2G from onsemi is a dual-output linear voltage regulator with integrated input (7.0 V) and output (2.9 V) voltage detectors, designed for core/I/O power sequencing in embedded systems. It delivers 3.5 V/30 mA and 1.8 V/80 mA outputs with ±2% accuracy over full load and input range, 70 dB ripple rejection at 1 kHz, and programmable reset delay via external capacitor on CD pin.
For engineers reviewing the NCP4672DR2G datasheet, pinout, applications, or equivalent options, this device supports precise dual-rail power monitoring and reset generation in space-constrained industrial and measurement equipment where supply stability and sequencing integrity are critical.
Technical Context
The NCP4672DR2G integrates two independent LDO regulators with dedicated voltage detection circuits: Vin RST (Pin 1) triggers active-low open-collector output when input drops below 7.0 V (with 350 mV hysteresis), while Vo RST (Pin 2) asserts reset based on Vout1 crossing 2.9 V (2.95 V rising threshold). The CD pin (Pin 3) sets reset pulse width-e.g., 10 ms with 10 nF to GND.
Each regulator features thermal shutdown (165°C), short-circuit protection, and operates with 0.1 µF input and 4.7 µF output capacitors (ESR 0.1–5.0 Ω). Dropout for Vout1 is 150–300 mV at 20 mA; Vout2 maintains regulation down to Vin = 3.8 V per recommended conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltages | 3.5 V @ 30 mA (Vout1), 1.8 V @ 80 mA (Vout2); fixed, non-adjustable rails for core/I/O separation |
| Voltage Detection Thresholds | Input detector: 7.0 V (L→H), 6.72 V (H→L); Output detector: 2.9 V (L→H), 2.78 V (H→L) |
| Accuracy | ±2% over full input (3.8–16 V) and full load (0–30 mA / 0–80 mA); ensures reliable rail validation |
| Ripple Rejection | 70 dB @ 1 kHz (Vout2); suppresses switching noise from upstream converters feeding the LDOs |
| Reset Delay Programmability | Adjustable via CD pin capacitor (e.g., 5–15 ms for 10 nF); enables system-level timing control without external logic |
| Thermal Protection | Activates at 165°C junction temperature; prevents damage during sustained overload or poor heatsinking |
| Package | SOIC-8 NB (Case 751-07); 4.9 mm × 3.9 mm footprint compatible with standard automated assembly |
Pinout & Package
SOIC-8 NB package (Case 751-07), 1.75 mm max height, Pb-free, RoHS-compliant. Pin 1 marked by notch or dot; pin 1 is Vin RST (open-collector detector output).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: Vin RST | Open-collector active-low input voltage detector output | Pulled low when Vin < 6.72 V; requires external pull-up for logic interface; hysteresis prevents chatter near threshold |
| 2: Vo RST | Active-low reset generator output | Asserted when Vout1 falls below 2.78 V; duration set by CD capacitor; drives microcontroller reset input directly |
| 3: CD | Reset delay timing capacitor connection | Capacitor to GND sets reset pulse width (e.g., 10 nF → 10 ms); no internal current source required |
| 4: VCC | Main input supply | Accepts 3.8–16 V; powers both regulators and detectors; must be decoupled with 0.1 µF ceramic |
| 5: Vout2 | 1.8 V regulated output | 80 mA capable; used for I/O, memory, or peripheral rails; stable with 4.7 µF output capacitor (ESR 0.1–5.0 Ω) |
| 6: GND2 | Ground return for Vout2 | Internally connected to GND1; separate pins reduce ground bounce between high-current Vout2 and precision Vout1 |
| 7: GND1 | Ground return for Vout1 | Internally connected to GND2; provides low-noise reference for 3.5 V core rail and output detector sensing |
| 8: Vout1 | 3.5 V regulated output | 30 mA capable; intended for processor cores or analog circuitry requiring tighter regulation and lower noise |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent LDOs with built-in voltage supervision | Eliminates need for external supervisors or discrete reset ICs-reduces BOM count and board area in dual-rail systems |
| Programmable reset delay via single external capacitor | Enables precise power-on sequencing (e.g., hold MCU in reset until both 3.5 V and 1.8 V stabilize) without microcontroller firmware intervention |
| 70 dB ripple rejection at 1 kHz (Vout2) | Maintains clean 1.8 V I/O supply even when fed from noisy DC-DC converter outputs, reducing EMI and digital noise coupling |
| ±2% output accuracy over full operating range | Guarantees valid logic levels and ADC reference stability across temperature (-40°C to +125°C) and load variation |
| Thermal shutdown and short-circuit protection | Self-protecting operation under fault conditions-no external current limiting or thermal sensors needed for basic reliability |
Applications
| Industrial Sensor Node | Portable Test Instrument |
|---|---|
Use Scenario: Battery-powered sensor node with ARM Cortex-M microcontroller requiring separate 3.5 V core and 1.8 V I/O rails, plus brown-out detection during battery discharge. IC Role / Device Role / Timing Role: NCP4672DR2G supplies both rails while monitoring Vin (battery) and Vout1 (core) to assert hardware reset before undervoltage lockout corrupts firmware execution. Use Value: Prevents data corruption and flash write errors by ensuring MCU resets cleanly when battery drops below 7.0 V or core rail sags below 2.9 V-no software polling required. |
Use Scenario: Handheld multimeter with precision ADC, LCD driver, and Bluetooth LE radio-all powered from a single Li-ion cell via buck-boost + LDO chain. IC Role / Device Role / Timing Role: NCP4672DR2G generates 3.5 V for ADC reference and 1.8 V for digital logic, while its Vo RST signal synchronizes power-up of RF subsystem only after analog rail is stable. Use Value: Enables deterministic boot sequence: ADC reference settles first, then digital logic initializes, eliminating startup glitches and measurement offset drift. |
| Factory Automation PLC Module | Medical Diagnostic Handset |
Use Scenario: DIN-rail mounted I/O module with isolated CAN transceiver, microcontroller, and analog input front-end-requiring robust power monitoring in electrically noisy environments. IC Role / Device Role / Timing Role: NCP4672DR2G provides local 3.5 V/1.8 V regulation and detects input voltage dips caused by motor switching transients on shared 24 V bus. Use Value: Vin RST output triggers watchdog timeout or safe state entry within microseconds of bus sag-prevents spurious I/O toggling or relay misfire during EMI events. |
Use Scenario: Portable ultrasound probe with FPGA, analog beamformer, and low-power display-operating from rechargeable battery with strict safety-critical power sequencing requirements. IC Role / Device Role / Timing Role: NCP4672DR2G delivers regulated rails and guarantees that FPGA configuration begins only after both 3.5 V and 1.8 V are within tolerance and stable for ≥10 ms (via CD capacitor). Use Value: Meets IEC 62304 Class C software safety requirements by enforcing hardware-enforced power-up timing, reducing reliance on firmware-based checks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO-with-supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A2025PDBVR | Single 2.5 V LDO (300 mA), no voltage detectors or reset outputs; requires external supervisor (e.g., TPS3808) | Lacks integrated supervision-increases component count and PCB area; suitable only if reset logic is handled elsewhere | Select when higher output current (300 mA vs. 80 mA) is needed for Vout2 and external supervision is already present |
| MAX6722TTLD3+T | Dual voltage supervisor (2.93 V & 3.08 V thresholds) with watchdog timer; no LDO regulation capability | Requires separate LDOs for power delivery-adds complexity and cost; no reset delay programming via capacitor | Select when existing LDOs meet specs but advanced supervision (watchdog, manual reset) is required beyond NCP4672DR2G's capabilities |
Compared with TPS7A2025PDBVR and MAX6722TTLD3+T, the NCP4672DR2G uniquely combines dual-LDO regulation and dual-voltage detection in one SOIC-8 package-reducing total solution size and eliminating inter-device timing skew inherent in discrete LDO + supervisor designs.
Availability
NCP4672DR2G is available at Aetrix Electronics and suitable for industrial sensor nodes, portable test instruments, factory automation modules, medical diagnostic handsets, and measurement equipment requiring stable component supply and long-term manufacturability.
Supply support for NCP4672DR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, with leadership in power management, analog, and sensor technologies.
The NCP4672DR2G belongs to onsemi's linear regulator and power supervision product line, engineered specifically for compact, reliable dual-rail power delivery and sequencing in industrial and instrumentation applications where integration and accuracy are critical.
FAQ
What is the maximum input voltage rating for the NCP4672DR2G?
The NCP4672DR2G has an absolute maximum input voltage rating of −0.3 V to +18 V on the VCC pin (Pin 4). Operation above 16 V is outside the recommended conditions and may impact long-term reliability. For continuous operation, the datasheet specifies 3.8 V to 16 V as the recommended input range, with full performance guaranteed at 12 V typical.
Can the NCP4672DR2G be used with ceramic output capacitors?
Yes, the NCP4672DR2G is qualified for use with 4.7 µF ceramic output capacitors having ESR between 0.1 Ω and 5.0 Ω. The datasheet explicitly validates stability under these conditions, and Figure 1 shows ceramic capacitors in the typical application circuit. No series resistor is required to emulate ESR.
How does the reset delay time of the NCP4672DR2G scale with capacitor value on the CD pin?
The reset delay time (tPLH) of the NCP4672DR2G scales approximately linearly with capacitance on the CD pin (Pin 3). Per Figure 7, a 10 nF capacitor yields ~10 ms delay; 100 nF yields ~100 ms. The relationship holds across 0.001 µF to 1 µF, with tPLH = 1 ms per 1 nF as a practical design rule.
Is the NCP4672DR2G RoHS-compliant and lead-free?
Yes, the NCP4672DR2G is a Pb-free device, as confirmed by the "G" suffix in the part number and explicit statement in the datasheet ("This is a Pb−Free Device"). It complies with RoHS Directive 2011/65/EU and meets JEDEC J-STD-020 moisture sensitivity level 3 (MSL3) for reflow soldering.
What is the quiescent current of the NCP4672DR2G at 12 V input?
At 12 V input and 25°C ambient, the NCP4672DR2G draws approximately 0.8 mA quiescent current (IQ), as shown in Figure 6 of the datasheet. This value remains stable across the 3.8–16 V input range and includes bias current for both LDOs and detection circuitry-critical for battery-life calculations in always-on systems.
NCP4672DR2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 3.5V, 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.3V @ 20mA, -
- Current - Output:
- 20mA, 70mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 70dB ~ 65dB (120Hz)
- Control Features:
- -
- Protection Features:
- Over Temperature, Short Circuit
- Operating Temperature:
- -30°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
NCP4672DR2G FAQ
1.How can I place an order for NCP4672DR2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP4672DR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP4672DR2G reliable?
The price and inventory of NCP4672DR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP4672DR2G is usually 5 days.
3.What payment methods are accepted for NCP4672DR2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP4672DR2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP4672DR2G?
NCP4672DR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP4672DR2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP4672DR2G?
For technical support, including NCP4672DR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP4672DR2G requirements.
6.How does Aetrix verify that NCP4672DR2G is sourced from the original manufacturer or authorized distributors?
All NCP4672DR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP4672DR2G meets industry standards.
7.What is the process for return or replacement of NCP4672DR2G?
All NCP4672DR2G units undergo pre-shipment inspection (PSI). If there is an issue with NCP4672DR2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP4672DR2G part is unused and in its original packaging.
Return procedure for NCP4672DR2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP4672DR2G Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
