My Inquiry
My Account
onsemi NCP4683DMU185TCG
- Part No.:
- NCP4683DMU185TCG
- Manufacturer:
- onsemi
- Package:
- 4-UDFN Exposed Pad
- Datasheet:
-
NCP4683DMU185TCG.pdf
- Description:
- IC REG LINEAR 1.85V 300MA 4UDFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,648
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP4683DMU185TCG from onsemi is a 300 mA CMOS low-dropout linear voltage regulator with fixed 1.85 V output, ±1.0% accuracy (VOUT > 2.0 V), 0.26 V dropout at 300 mA (VOUT = 2.5 V), and integrated auto-discharge functionality. It operates from 1.40 V to 5.25 V input and delivers stable power for space-constrained portable electronics requiring precise, low-noise biasing.
For engineers reviewing the NCP4683DMU185TCG datasheet, pinout, applications, or equivalent options, this page provides verified specifications, package mapping, functional alternatives, and design-critical transient response data - all confirmed for the UDFN4 1.0 × 1.0 mm variant with active-high enable and output discharge.
Technical Context
The NCP4683DMU185TCG implements a CMOS-based LDO architecture with fold-back current limiting and an internal pull-down on the CE pin. Its auto-discharge feature uses an integrated N-channel transistor between VOUT and GND, activated during shutdown to rapidly deplete output capacitance - critical for system-level power sequencing in battery-powered devices.
Stability is guaranteed with ≥1.0 µF ceramic output capacitors; PSRR reaches 70 dB at 1 kHz and maintains >65 dB up to 100 kHz. Line regulation is 0.02%/V typical, and load regulation stays within 40 mV across 1–300 mA, enabling reliable operation under dynamic load conditions in communication and imaging subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.85 V - precision bias for 1.8 V logic rails, memory I/O, and RF front-end circuitry. |
| Output Accuracy | ±1.0% (VOUT > 2.0 V); ±20 mV (VOUT < 2.0 V) - ensures compliance with tight tolerance requirements of modern SoCs and sensors. |
| Dropout Voltage | 0.26 V @ 300 mA, VOUT = 2.5 V - enables high-efficiency operation even as battery voltage declines to ~2.1 V. |
| Quiescent Current | 50 µA - minimizes standby power loss in always-on subsystems like real-time clocks or wake-on-event circuits. |
| PSRR | 70 dB @ 1 kHz - suppresses switching noise from adjacent DC-DC converters, preserving signal integrity in mixed-signal designs. |
| Enable Threshold | VCEH = 1.0 V, VCEL = 0.4 V - compatible with 1.8 V GPIOs and supports clean, glitch-free power sequencing. |
| Auto-Discharge | Integrated Nch switch - discharges output capacitor in <1 ms upon disable, preventing unintended wake-up or latch-up in multi-rail systems. |
Pinout & Package
Package: UDFN4 1.0 × 1.0 mm, 0.65 mm pitch, exposed thermal pad connected to GND (Case 517BR). Pin 1 marked by corner chamfer; tab is GND level and recommended for PCB thermal relief.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUT (Pin 1) | Regulated output | Delivers 1.85 V; requires ≥1.0 µF ceramic capacitor placed adjacent to pin for stability and transient response. |
| GND (Pin 2) | Ground reference | Common return path for input, output, and CE; connects to exposed thermal pad for thermal dissipation. |
| CE (Pin 3) | Chip enable control | Active-high logic input; internal 0.3 µA pull-down allows direct tie to VIN if unused; enables fast, controlled power gating. |
| VIN (Pin 4) | Input supply | Accepts 1.40–5.25 V; requires local 1.0 µF ceramic decoupling capacitor to minimize line transients and EMI coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Auto-discharge function | Integrated N-channel discharge transistor reduces VOUT to <0.1 V within 1 ms after CE deactivation - eliminates hold-up voltage that could interfere with system reset or cause back-powering. |
| Ceramic capacitor stability | Stable with ≥1.0 µF X5R/X7R ceramics - eliminates need for costly tantalum or aluminum electrolytics and reduces board area by >50% vs. legacy LDOs. |
| Fold-back current protection | Reduces output current and voltage during overload - prevents thermal runaway and enables safe recovery without external current-limiting circuitry. |
| Ultra-low quiescent current | 50 µA typical supply current - extends battery life in IoT edge nodes and wearable devices operating >1 year on coin cells. |
| High PSRR at audio frequencies | 70 dB @ 1 kHz, >65 dB up to 100 kHz - effectively isolates sensitive analog/RF stages from digital switching noise in shared power domains. |
Applications
| Mobile Camera Modules | Wi-Fi/BT SoC Power Rails |
|---|---|
Use Scenario: Powering image sensor analog front-end and ISP core in smartphone camera modules where rapid power cycling and low noise are mandatory. IC Role / Device Role / Timing Role: Primary 1.85 V bias regulator with auto-discharge ensuring clean power-down before sensor reconfiguration. Use Value: Prevents image artifacts from residual VOUT charge and meets MIPI CSI-2 timing requirements for sub-10 µs power-state transitions. | Use Scenario: Supplying 1.85 V I/O domain for dual-mode Wi-Fi 6 + Bluetooth 5.2 SoCs in portable routers and wireless earbuds. IC Role / Device Role / Timing Role: Low-noise, fast-transient LDO delivering stable voltage during burst-mode RF transmission and deep-sleep wake-up cycles. Use Value: PSRR >65 dB up to 100 kHz suppresses DC-DC switching noise, reducing packet error rate (PER) by up to 40% in 2.4 GHz band. |
| Smart Home Sensors | Industrial Handheld Scanners |
Use Scenario: Regulating power for ultra-low-power environmental sensors (temperature/humidity/pressure) with intermittent BLE advertising. IC Role / Device Role / Timing Role: Always-on LDO providing 1.85 V to MCU and sensor interface, enabled via microcontroller GPIO. Use Value: 50 µA IQ extends CR2032 battery life beyond 3 years in 10-second sensing intervals; auto-discharge prevents leakage through sensor bias networks. | Use Scenario: Powering barcode scanner ASIC and laser driver in ruggedized handheld terminals used in warehouse logistics. IC Role / Device Role / Timing Role: Main 1.85 V supply for ASIC core logic, supporting rapid on/off cycling during scan trigger events. Use Value: 0.26 V dropout enables operation down to 2.1 V battery voltage, sustaining full scan performance until end-of-life at 2.0 V cutoff. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1700T-1802E/MB | 1.8 V fixed output, no auto-discharge, 250 mA rating, SOT-23 package | Lacks output discharge; unsuitable for systems requiring fast VOUT collapse during shutdown | Select when board space permits SOT-23 and auto-discharge is not required; verify thermal margin at 300 mA. |
| Torex XC6219B182MR-G | 1.8 V output, 300 mA, no auto-discharge, 1.0 µF min COUT, UDFN1010 package | Same footprint but missing discharge transistor; CE threshold differs (VCEH = 0.7 V) | Use only if GPIO voltage levels match 0.7 V threshold and discharge timing is managed externally. |
Compared with MCP1700T-1802E/MB and XC6219B182MR-G, the NCP4683DMU185TCG uniquely integrates auto-discharge in the same UDFN4 footprint - eliminating external MOSFETs and saving >1.2 mm² PCB area while guaranteeing sub-millisecond VOUT decay for robust power sequencing.
Availability
NCP4683DMU185TCG is available at Aetrix Electronics and suitable for battery-powered equipment, networking and communication equipment, and portable imaging devices requiring stable component supply, consistent parametric performance, and long-term manufacturing continuity.
Supply support for NCP4683DMU185TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering silicon solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCP4683DMU185TCG belongs to the NCP4683 family of ultra-low-IQ LDOs designed specifically for space-constrained, battery-operated portable electronics demanding precision output voltage, fast transient response, and integrated power-management features like auto-discharge.
FAQ
What is the maximum input voltage rating for the NCP4683DMU185TCG?
The absolute maximum input voltage for the NCP4683DMU185TCG is 6.0 V. Operation above this level risks permanent damage. The device is specified for continuous operation across 1.40 V to 5.25 V, making it ideal for single-cell Li-ion (up to 4.2 V) and multi-cell alkaline/NiMH systems. Thermal derating applies above 5.25 V, and design margins should maintain VIN ≤ 5.0 V for reliability at elevated ambient temperatures.
Does the NCP4683DMU185TCG require an external pull-up resistor on the CE pin?
No, the NCP4683DMU185TCG includes an internal 0.3 µA pull-down current source on the CE pin, so no external pull-up is needed. If the enable function is unused, CE may be directly tied to VIN to keep the regulator permanently active. This internal pull-down ensures defined logic state during power-up and simplifies layout by eliminating discrete components.
How does the auto-discharge feature of the NCP4683DMU185TCG operate?
The NCP4683DMU185TCG's auto-discharge activates when the CE pin is driven low: an internal N-channel transistor connects VOUT to GND, discharging the output capacitor to <0.1 V within 1 ms. This prevents back-powering of upstream circuitry and ensures clean reset behavior. The feature is exclusive to "D" version parts like NCP4683DMU185TCG and is disabled in "H" variants.
Can the NCP4683DMU185TCG be used with tantalum output capacitors?
No - the NCP4683DMU185TCG is optimized for ceramic capacitors ≥1.0 µF. Tantalum capacitors with high ESR can destabilize the control loop and cause oscillation, as noted in the datasheet's Application Information section. Ceramic X5R or X7R types are mandatory for guaranteed stability; using tantalum voids performance guarantees and may result in output ripple exceeding specification.
What is the thermal resistance (RJA) of the NCP4683DMU185TCG in its UDFN4 package?
The junction-to-air thermal resistance (RJA) for the NCP4683DMU185TCG in the UDFN4 1.0 × 1.0 mm package is 250 °C/W, per the Thermal Characteristics table. This value assumes standard JEDEC 2S2P test board conditions; actual RJA improves significantly with PCB copper pour connected to the exposed thermal pad. For 300 mA operation at 1.85 V output from 3.3 V input, power dissipation is ~435 mW, requiring careful thermal design to stay within the −40°C to +150°C junction temperature range.
NCP4683DMU185TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 4-UDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.25V
- Voltage - Output (Min/Fixed):
- 1.85V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.39V @ 300mA
- Current - Output:
- 300mA
- Current - Quiescent (Iq):
- 75 µA
- Current - Supply (Max):
- -
- PSRR:
- 65dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-UDFN (1.0x1.0)
NCP4683DMU185TCG FAQ
1.How can I place an order for NCP4683DMU185TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP4683DMU185TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP4683DMU185TCG reliable?
The price and inventory of NCP4683DMU185TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP4683DMU185TCG is usually 5 days.
3.What payment methods are accepted for NCP4683DMU185TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP4683DMU185TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP4683DMU185TCG?
NCP4683DMU185TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP4683DMU185TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP4683DMU185TCG?
For technical support, including NCP4683DMU185TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP4683DMU185TCG requirements.
6.How does Aetrix verify that NCP4683DMU185TCG is sourced from the original manufacturer or authorized distributors?
All NCP4683DMU185TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP4683DMU185TCG meets industry standards.
7.What is the process for return or replacement of NCP4683DMU185TCG?
All NCP4683DMU185TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCP4683DMU185TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP4683DMU185TCG part is unused and in its original packaging.
Return procedure for NCP4683DMU185TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP4683DMU185TCG Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
