My Inquiry
My Account
onsemi NCP4687DSN18T1G
- Part No.:
- NCP4687DSN18T1G
- Manufacturer:
- onsemi
- Package:
- SC-74A, SOT-753
- Datasheet:
-
NCP4687DSN18T1G.pdf
- Description:
- IC REG LINEAR 1.8V 500MA SOT23-5
- Quantity:
- Payment:
- Shipping:
Inventory:3,364
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP4687DSN18T1G from onsemi is a CMOS 500 mA low-dropout linear voltage regulator with 1.8 V fixed output, ±0.8% accuracy at VOUT > 1.8 V, 75 dB PSRR at 1 kHz, and integrated auto-discharge NMOS for fast output capacitor discharge. It operates from 2.5 V to 5.25 V input and supports industrial-grade temperature range (−40°C to +85°C), serving as a precision power rail in noise-sensitive portable communication and automotive infotainment systems.
For engineers reviewing the NCP4687DSN18T1G datasheet, pinout, applications, or equivalent options, key selection criteria include dropout voltage at 500 mA (0.31–0.48 V), quiescent current (80–115 µA), thermal shutdown (165°C), SOT-23-5 package footprint, and CE-controlled enable functionality with internal pull-down.
Technical Context
The NCP4687DSN18T1G integrates a precision voltage reference, error amplifier, and resistor divider for stable 1.8 V regulation. Its high-PSRR architecture suppresses ripple across 1 kHz–10 kHz (75 dB → 70 dB), while the built-in NMOS discharge path enables rapid VOUT collapse during disable-critical for sequencing in multi-rail systems.
Thermal protection triggers at 165°C junction temperature with 65°C hysteresis, and current limiting caps output at 50 mA under short-circuit. The SENSE pin decouples load regulation from PCB trace resistance, maintaining ≤20 mV load regulation across 1–500 mA output current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.8 V with ±0.8% accuracy at TA = 25°C - ensures stable core logic supply for microcontrollers and FPGAs. |
| Max Output Current | 500 mA - sufficient for powering multiple low-power ICs (e.g., ADCs, sensors, RF front-ends) from a single LDO. |
| Dropout Voltage | 0.31 V (typ.) at IOUT = 500 mA - enables operation down to VIN = 2.11 V, supporting battery-powered designs near end-of-life. |
| PSRR | 75 dB @ 1 kHz - rejects switching noise from upstream DC/DC converters, preserving signal integrity in audio and RF sections. |
| Quiescent Current | 80–115 µA - minimizes standby power loss in always-on subsystems like CAN transceivers or real-time clocks. |
| Enable Threshold | VCEH = 1.0 V (min), VCEL = 0.4 V (max) - compatible with 1.8 V and 3.3 V GPIOs without level-shifting. |
| Thermal Shutdown | 165°C activation with 65°C hysteresis - prevents permanent damage during sustained overload or poor heatsinking. |
Pinout & Package
SOT-23-5 package (Case 1212): 2.9 mm × 2.8 mm footprint, 1.3 mm height, exposed pad optional for thermal relief. Compatible with standard pick-and-place and reflow processes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VIN | Input supply connection | Accepts 2.5–5.25 V; requires 1.0 µF ceramic decoupling capacitor placed adjacent to pin for transient stability. |
| 2 - GND | Ground reference | Common return path for input/output capacitors and internal circuitry; connects to PCB ground plane for low-noise operation. |
| 3 - CE | Chip enable control | Active-high logic input; internal pull-down ensures safe default-off state if left floating; drives LDO on/off with <1 µA standby current. |
| 4 - SENSE | Output voltage feedback | Remote sensing point - connect directly to load to compensate for PCB IR drop and maintain ±0.8% regulation at point-of-load. |
| 5 - VOUT | Regulated output | Delivers 1.8 V ±0.8% up to 500 mA; includes integrated NMOS discharge path activated during CE = low for fast VOUT ramp-down. |
Key Features
| Feature | Design Value |
|---|---|
| High PSRR | 75 dB @ 1 kHz - suppresses ripple from noisy switchers, enabling clean analog/RF rails without additional filtering. |
| Auto-discharge NMOS | RDS(on) = 60 Ω (typ.) - discharges output capacitor in <1 ms when disabled, preventing back-powering of downstream circuits. |
| Precision output accuracy | ±0.8% @ VOUT > 1.8 V - eliminates need for external trimming in applications requiring tight voltage tolerance (e.g., DDR memory termination). |
| Low dropout | 0.31 V @ 500 mA - extends battery runtime in 2-cell Li-ion or 3-cell alkaline systems by minimizing headroom loss. |
| Thermal & current protection | Integrated shutdown at 165°C and 50 mA short-circuit limit - provides robust fault handling without external components. |
Applications
| Industrial Sensor Node | Automotive Infotainment Display |
|---|---|
Use Scenario: Powering 1.8 V I²C sensors and ultra-low-power MCUs in factory-floor wireless nodes operating at −40°C to +85°C. IC Role / Device Role / Timing Role: Primary 1.8 V LDO delivering regulated rail to sensor interface and MCU core, with CE pin synchronized to sleep/wake cycles. Use Value: 80 µA quiescent current extends battery life beyond 5 years; ±0.8% accuracy ensures consistent ADC reference across temperature. |
Use Scenario: Supplying 1.8 V logic for display timing controllers and touch controllers in automotive head units subject to load transients. IC Role / Device Role / Timing Role: Local point-of-load regulator with SENSE pin connected directly to controller VDD pins to reject PCB voltage drop during backlight dimming surges. Use Value: 0.31 V dropout allows operation during cold-crank (VIN ≥ 6.0 V → drops to 2.1 V); 75 dB PSRR blocks alternator ripple. |
| Portable DVB-T Receiver | Home Appliance MCU Core |
Use Scenario: Providing clean 1.8 V supply to DVB-T demodulator ICs in handheld TV receivers powered by single-cell Li-ion batteries. IC Role / Device Role / Timing Role: Low-noise LDO isolating sensitive RF/analog front-end from digital switching noise generated by baseband processors. Use Value: 40 µVrms output noise (at VOUT ≤ 1.8 V) preserves SNR in QAM-64 demodulation; auto-discharge prevents residual power during channel scan timeout. |
Use Scenario: Regulating 1.8 V for 32-bit MCU cores in smart washing machines and HVAC controllers with wide input voltage variation (12–24 V DC bus). IC Role / Device Role / Timing Role: Secondary LDO fed from primary 5 V rail, enabling independent reset sequencing and brown-out detection for MCU firmware integrity. Use Value: CE pin controlled by system supervisor IC ensures deterministic power-up/down timing; thermal shutdown protects against enclosed enclosure overheating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1700T-1802E/TT | 250 mA max output, 6 µA IQ, no SENSE pin, no auto-discharge | Limited to ultra-low-power MCU peripherals; unsuitable for 500 mA loads or remote sensing | Select only for space-constrained, sub-100 µA standby applications where full 500 mA capability is unnecessary. |
| TLD1117LV18 | 800 mA output, 45 µA IQ, adjustable via external resistors, no CE pin | Requires external feedback network; lacks enable control and fast discharge - complicates power sequencing | Prefer when higher current or adjustable output is needed, but avoid where CE-driven sequencing or auto-discharge is mandatory. |
Compared with MCP1700T-1802E/TT and TLD1117LV18, the NCP4687DSN18T1G uniquely combines 500 mA drive, precision 1.8 V output, active enable, and integrated discharge - making it optimal for sequenced, noise-sensitive, medium-current embedded systems.
Availability
NCP4687DSN18T1G is available at Aetrix Electronics and suitable for industrial sensor nodes, automotive infotainment displays, and portable DVB-T receivers requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for NCP4687DSN18T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering silicon solutions for automotive, industrial, cloud, and IoT applications.
The NCP4687DSN18T1G belongs to onsemi's high-PSRR LDO family, engineered specifically for noise-critical power domains in portable and automotive electronics where ripple rejection and fast transient response are essential.
FAQ
What is the maximum input voltage rating for the NCP4687DSN18T1G?
The NCP4687DSN18T1G has an absolute maximum input voltage of 6.0 V. Operation above this level risks permanent damage. For reliable continuous use, the recommended operating input voltage range is 2.5 V to 5.25 V, ensuring proper regulation and thermal performance across the full −40°C to +85°C ambient temperature range. Always observe derating curves in the datasheet when operating near thermal limits.
Does the NCP4687DSN18T1G require external compensation components?
No, the NCP4687DSN18T1G is internally compensated and stable with a minimum 1.0 µF ceramic output capacitor. The datasheet specifies COUT = 1.0 µF (X5R/X7R) as sufficient for all operating conditions - no external resistors, capacitors, or feedforward networks are required. Using lower-ESR ceramics improves transient response, but tantalum or aluminum electrolytics are discouraged due to potential instability.
How does the SENSE pin improve regulation accuracy in the NCP4687DSN18T1G?
The SENSE pin on the NCP4687DSN18T1G enables remote voltage sensing at the load instead of at the LDO output pin. This compensates for voltage drop across PCB traces and connectors, reducing load regulation error from up to 20 mV (with local sensing) to <5 mV in typical layouts. For best results, route the SENSE trace separately from high-current paths and tie it directly to the load's VDD pin.
What is the purpose of the auto-discharge function in the NCP4687DSN18T1G?
The auto-discharge function in the NCP4687DSN18T1G activates an internal 60 Ω NMOS transistor between VOUT and GND when the CE pin is driven low. This rapidly discharges the output capacitor (typically within 1 ms), preventing back-powering of downstream ICs and ensuring deterministic power-down sequencing - critical in multi-rail systems with strict startup/shutdown order requirements.
Is the NCP4687DSN18T1G RoHS compliant and lead-free?
Yes, the NCP4687DSN18T1G is Pb-free and fully RoHS compliant per EU Directive 2011/65/EU. The device uses matte tin (Sn) lead finish and meets JEDEC J-STD-020 moisture sensitivity level 1 (MSL-1), allowing unlimited floor life at ≤30°C/60% RH. Full compliance documentation, including substance declarations and test reports, is available through onsemi's Quality Portal.
NCP4687DSN18T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.25V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.41V @ 500mA
- Current - Output:
- 500mA
- Current - Quiescent (Iq):
- 115 µA
- Current - Supply (Max):
- -
- PSRR:
- 75dB ~ 70dB (1kHz ~ 10kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
NCP4687DSN18T1G FAQ
1.How can I place an order for NCP4687DSN18T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP4687DSN18T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP4687DSN18T1G reliable?
The price and inventory of NCP4687DSN18T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP4687DSN18T1G is usually 5 days.
3.What payment methods are accepted for NCP4687DSN18T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP4687DSN18T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP4687DSN18T1G?
NCP4687DSN18T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP4687DSN18T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP4687DSN18T1G?
For technical support, including NCP4687DSN18T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP4687DSN18T1G requirements.
6.How does Aetrix verify that NCP4687DSN18T1G is sourced from the original manufacturer or authorized distributors?
All NCP4687DSN18T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP4687DSN18T1G meets industry standards.
7.What is the process for return or replacement of NCP4687DSN18T1G?
All NCP4687DSN18T1G units undergo pre-shipment inspection (PSI). If there is an issue with NCP4687DSN18T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP4687DSN18T1G part is unused and in its original packaging.
Return procedure for NCP4687DSN18T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP4687DSN18T1G Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
