onsemi NCP4688DSN18T1G
- Part No.:
- NCP4688DSN18T1G
- Manufacturer:
- onsemi
- Package:
- SC-74A, SOT-753
- Datasheet:
-
NCP4688DSN18T1G.pdf
- Description:
- IC REG LINEAR 1.8V 150MA SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:1,962
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP4688DSN18T1G from onsemi is a CMOS low-noise 150 mA LDO linear voltage regulator delivering 1.8 V output with ±1% accuracy, 10 µVRMS output noise, and 80 dB PSRR at 1 kHz. It operates from 2 V to 5.25 V input and supports industrial and RF applications requiring stable, low-noise power for sensitive analog or RF circuitry.
For engineers reviewing the NCP4688DSN18T1G datasheet, pinout, applications, or equivalent options, key selection criteria include dropout voltage (0.34 V typ. at 150 mA), CE-controlled enable functionality, auto-discharge NMOS (60 Ω), thermal performance in SOT-23-5 (RJA = 238 °C/W), and compatibility with 1.0 µF ceramic input/output capacitors.
Technical Context
The NCP4688DSN18T1G integrates a precision bandgap reference, low-noise error amplifier, and current-limit protection within a CMOS architecture optimized for low quiescent current (75–100 µA) and high ripple rejection. Its internal noise reduction circuit maintains 10 µVRMS output noise across 10 Hz–100 kHz bandwidth regardless of output voltage setting.
It features active chip-enable logic (CE "H" active), an internal pull-down current source (0.3–0.6 µA) for fail-safe disable, and an integrated autodischarge NMOS (60 Ω) that rapidly discharges VOUT when disabled-critical for sequencing in multi-rail systems and RF module power control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 1.8 V fixed, ±1% accuracy over −40°C to +85°C ensures stable biasing for 1.8 V logic, RF ICs, and ADC/DAC references. |
| Max Output Current | 150 mA continuous - sufficient for powering single-core microcontrollers, sensor signal chains, or RF front-end ICs. |
| Dropout Voltage | 0.34 V typical at 150 mA - enables operation from 2.14 V input, supporting battery-powered devices down to single-cell Li-ion or two-cell alkaline. |
| PSRR | 80 dB @ 1 kHz, 75 dB @ 10 kHz - suppresses switching noise from upstream DC/DC converters feeding noisy system rails. |
| Output Noise | 10 µVRMS (10 Hz–100 kHz) - meets stringent low-noise requirements for RF synthesizers, PLLs, and precision analog circuits. |
| Quiescent Current | 75–100 µA - minimizes standby power loss in always-on subsystems such as IoT wake-up receivers or sensor hubs. |
| Enable Threshold | VCEH = 1.0 V min, VCEL = 0.4 V max - compatible with 1.8 V and 3.3 V GPIOs without level-shifting. |
Pinout & Package
SOT-23-5 package (Case 1212), 2.9 mm × 2.8 mm × 1.3 mm body, with exposed pad (EP) recommended to be left floating or connected to GND for thermal enhancement.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VIN) | Input supply connection | Accepts 2.0–5.25 V; requires local 1.0 µF ceramic decoupling capacitor placed adjacent to pin for optimal transient response. |
| 2 (GND) | Ground reference | Common return path for input, output, and CE; must be low-impedance and thermally coupled to EP for thermal management. |
| 3 (CE) | Chip enable control | Active-high logic input; internal 0.3–0.6 µA pull-down ensures safe default-off state if left unconnected. |
| 4 (NC) | No-connect terminal | Not internally bonded; must remain unconnected on PCB to avoid parasitic coupling or reliability risk. |
| 5 (VOUT) | Regulated output | Delivers 1.8 V ±1%; requires 1.0 µF ceramic output capacitor near pin to ensure stability and fast load transient recovery. |
| EP | Exposed thermal pad | Not electrically functional; improves thermal dissipation (RJA = 238 °C/W) when soldered to copper pour or left floating per layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| Low-output-noise regulation | 10 µVRMS (10 Hz–100 kHz) enables clean power for RF transceivers and high-resolution data converters without external filtering. |
| Auto-discharge function | Integrated 60 Ω NMOS between VOUT and GND actively discharges output capacitance during disable, preventing hold-up voltage in sequenced systems. |
| High PSRR across frequency | 80 dB @ 1 kHz and 75 dB @ 10 kHz suppresses noise from switch-mode power supplies, reducing need for additional LC filtering stages. |
| Precision output accuracy | ±1% over temperature and line/load ensures reliable operation of 1.8 V I/O domains, memory interfaces, and low-voltage microcontrollers. |
| Ultra-low quiescent current | 75–100 µA at zero load supports battery life extension in portable instrumentation and always-on sensor nodes. |
Applications
| Wireless Sensor Node Power | Industrial PLC I/O Module |
|---|---|
Use Scenario: Powering ultra-low-power sub-GHz RF transceivers (e.g., Si4463, CC1310) and MEMS sensors in battery-operated condition monitoring nodes. IC Role / Device Role / Timing Role: Primary 1.8 V LDO supplying RF IC core and sensor analog front-end, with CE synchronized to MCU sleep/wake cycles. Use Value: 10 µVRMS noise prevents phase noise degradation in RF LO paths; 0.34 V dropout extends usable battery range down to 2.14 V. |
Use Scenario: Providing isolated 1.8 V rail for FPGA configuration I/O banks and ADC reference buffers in modular industrial controllers. IC Role / Device Role / Timing Role: Secondary LDO generating clean 1.8 V from a shared 3.3 V system rail, with CE used for hot-swap sequencing and fault isolation. Use Value: ±1% accuracy guarantees I/O voltage compliance across temperature; autodischarge prevents back-powering during module insertion/removal. |
| Automotive Infotainment Audio Codec | Portable Medical Pulse Oximeter |
Use Scenario: Supplying 1.8 V bias to audio codec digital I/O and clock domain interfaces in head-unit systems subject to wide input voltage transients. IC Role / Device Role / Timing Role: Low-noise post-regulator after a buck converter, rejecting switching ripple while maintaining tight voltage tolerance for JESD204B or I²S timing margins. Use Value: 80 dB PSRR at 1 kHz attenuates 100 mVPP ripple to <1 mVPP; CE allows dynamic power gating during audio mute periods. |
Use Scenario: Powering 1.8 V ADC, LED driver controller, and optical sensor interface in handheld pulse oximeters with strict EMI and battery life requirements. IC Role / Device Role / Timing Role: Precision analog supply LDO decoupled from noisy digital rails, with CE enabling synchronized shutdown during measurement idle states. Use Value: 10 µVRMS noise avoids introducing spurious tones into photoplethysmogram (PPG) signals; 75 µA IQ extends single-AA battery life beyond 12 months. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1700T-1802E/TT | 150 mA, 1.8 V fixed, ±2% accuracy, 17 µVRMS noise, no autodischarge, SOT-23-3 (3-pin) | Lacks CE pin and discharge NMOS; limited to simpler on/off control without sequencing capability | Select when board space is constrained and autodischarge/enable sequencing is unnecessary. |
| Torex XC6206P182MR-G | 150 mA, 1.8 V fixed, ±2% accuracy, 30 µVRMS noise, CE pin but no autodischarge, SOT-23-5 | Higher output noise degrades RF/analog performance; lacks fast VOUT discharge for safe multi-rail sequencing | Choose only for cost-sensitive non-RF applications where 30 µVRMS noise is acceptable and sequencing is handled externally. |
Compared with MCP1700T-1802E/TT and XC6206P182MR-G, the NCP4688DSN18T1G uniquely combines ±1% accuracy, 10 µVRMS noise, CE control, and integrated autodischarge in SOT-23-5-making it the only option among the three suitable for RF, precision analog, and sequenced power systems.
Availability
NCP4688DSN18T1G is available at Aetrix Electronics and suitable for industrial PLC modules, wireless sensor nodes, automotive infotainment subsystems, and portable medical devices requiring stable component supply with full traceability and long-term lifecycle support.
Supply support for NCP4688DSN18T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensing, and connectivity solutions for automotive, industrial, and cloud infrastructure markets.
The NCP4688DSN18T1G belongs to onsemi's NCP4688 family of low-noise, high-PSRR LDOs designed specifically for noise-sensitive applications including RF modules, precision analog signal chains, and battery-powered portable electronics.
FAQ
What is the maximum input voltage rating for the NCP4688DSN18T1G?
The NCP4688DSN18T1G has an absolute maximum input voltage of 6 V. However, its recommended operating input voltage range is 2.0 V to 5.25 V. Exceeding 5.25 V may degrade long-term reliability or trigger internal protection mechanisms not specified in the datasheet. Always maintain VIN ≤ 5.25 V in normal operation for the NCP4688DSN18T1G.
Does the NCP4688DSN18T1G require external capacitors, and what values are recommended?
Yes, the NCP4688DSN18T1G requires both input and output ceramic capacitors. The datasheet specifies 1.0 µF for CIN (between VIN and GND) and 1.0 µF for COUT (between VOUT and GND), placed as close as possible to their respective pins. Lower-ESR ceramics (X5R/X7R) are mandatory; tantalum capacitors are discouraged due to potential instability caused by high ESR.
How does the CE pin function on the NCP4688DSN18T1G, and what happens when it is left floating?
The CE pin on the NCP4688DSN18T1G is active-high: the device regulates when CE ≥ 1.0 V and shuts down when CE ≤ 0.4 V. An internal 0.3–0.6 µA pull-down current source ensures the NCP4688DSN18T1G remains disabled if CE is left floating, providing fail-safe behavior without external components.
What is the purpose of the autodischarge NMOS in the NCP4688DSN18T1G, and how is it activated?
The autodischarge NMOS (60 Ω typical) in the NCP4688DSN18T1G connects VOUT to GND when the device is disabled (CE low). This rapidly discharges output capacitance, preventing residual voltage from interfering with downstream logic or violating sequencing requirements. It activates automatically upon CE assertion and requires no external control.
Is the NCP4688DSN18T1G RoHS-compliant and lead-free?
Yes, the NCP4688DSN18T1G is a Pb-free device compliant with RoHS Directive 2011/65/EU. The "G" suffix in the part number explicitly denotes lead-free packaging, and the device uses matte tin (Sn) termination finish on all leads per onsemi's standard Pb-free manufacturing process.
NCP4688DSN18T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.25V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.41V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- 100 µA
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 65dB (1kHz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
NCP4688DSN18T1G FAQ
1.How can I place an order for NCP4688DSN18T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP4688DSN18T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP4688DSN18T1G reliable?
The price and inventory of NCP4688DSN18T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP4688DSN18T1G is usually 5 days.
3.What payment methods are accepted for NCP4688DSN18T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP4688DSN18T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP4688DSN18T1G?
NCP4688DSN18T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP4688DSN18T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP4688DSN18T1G?
For technical support, including NCP4688DSN18T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP4688DSN18T1G requirements.
6.How does Aetrix verify that NCP4688DSN18T1G is sourced from the original manufacturer or authorized distributors?
All NCP4688DSN18T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP4688DSN18T1G meets industry standards.
7.What is the process for return or replacement of NCP4688DSN18T1G?
All NCP4688DSN18T1G units undergo pre-shipment inspection (PSI). If there is an issue with NCP4688DSN18T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP4688DSN18T1G part is unused and in its original packaging.
Return procedure for NCP4688DSN18T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP4688DSN18T1G Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

