onsemi NCP500SQL33T1G
- Part No.:
- NCP500SQL33T1G
- Manufacturer:
- onsemi
- Package:
- 6-VDFN Exposed Pad
- Datasheet:
-
NCP500SQL33T1G.pdf
- Description:
- IC REG LINEAR 3.3V 150MA 6DFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,882
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP500SQL33T1G from onsemi is a fixed-output, CMOS low-dropout linear regulator delivering 3.3 V at up to 150 mA with ultra-low dropout (170 mV @ 150 mA), 2.5% output voltage accuracy, and 50 µVRMS noise (10 Hz–100 kHz, no bypass capacitor required). It serves as a precision post-regulator in noise-sensitive RF and analog signal chains.
For engineers reviewing the NCP500SQL33T1G datasheet, pinout, applications, or equivalent options, key selection criteria include its DFN 2×2.2 mm package, enable-compatible 1.0 V logic interface, thermal shutdown protection, and compatibility with low-ESR ceramic output capacitors ≥1.0 µF.
Technical Context
The NCP500SQL33T1G integrates a PMOS pass transistor, precision voltage reference, error amplifier, and internal current/thermal limit circuitry - enabling stable regulation without external compensation. Its architecture eliminates need for noise-bypass capacitors while maintaining fast 20 µs enable turn-on response.
It operates across 1.8 V to 6.0 V input range, supports logic-level enable control (0.15 V low / 0.9 V high thresholds), and maintains regulation down to 2.0% VOUT dropout - critical for single-cell Li-ion and multi-rail portable systems where headroom is constrained.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 3.3 V ±2.5% (ensures stable supply for 3.3 V microcontrollers, ADCs, and RF ICs) |
| Max Output Current | 150 mA (supports moderate-power sensor interfaces and digital logic rails) |
| Dropout Voltage | 170 mV @ 150 mA (enables operation with Vin as low as 3.47 V while sustaining 3.3 V output) |
| Noise Performance | 50 µVRMS, 10 Hz–100 kHz (no external bypass cap needed; suitable for VCOs and PLLs) |
| Enable Threshold | 0.9 V logic-high turn-on / 0.15 V logic-low turn-off (directly compatible with 1.0 V I/O domains) |
| Quiescent Current | 185 µA @ 150 mA load (minimizes standby power in battery-critical applications) |
| Ripple Rejection | 62 dB @ 1 kHz (suppresses switching noise from upstream DC/DC converters) |
Pinout & Package
Package: DFN 2×2.2 mm, 6-pin, exposed thermal pad (Case 506BA). Pin 6 is GND and shares thermal connection with the die paddle.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Enable | Active-high digital control input; connect to Vin if unused; enables fast 20 µs startup |
| 2 | GND | Power ground reference; connects to thermal pad for enhanced heat dissipation |
| 3 | VIN | Unregulated input supply (1.8–6.0 V); requires 1.0 µF ceramic decoupling close to pin |
| 4 | VOUT | Regulated 3.3 V output; stable with ≥1.0 µF ceramic capacitor; no ESR minimum |
| 5 | N/C | No internal connection; must be left floating or grounded (not recommended for routing) |
| 6 | GND | Dedicated ground terminal; electrically and thermally tied to pin 2 and exposed pad |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low noise regulation | 50 µVRMS output noise without bypass capacitor - reduces BOM count and PCB area |
| Low-dropout PMOS architecture | 170 mV dropout at full 150 mA load - extends battery runtime in 3.3 V systems |
| Logic-compatible enable | Operates with 1.0 V logic threshold - interfaces directly with low-voltage MCUs and FPGAs |
| Thermal & current protection | Internal shutdown at ~160 °C and current limiting - prevents damage during overload or poor heatsinking |
| Ceramic capacitor stability | Stable with 1.0 µF ceramic output cap (no ESR requirement) - simplifies layout and improves transient response |
Applications
| RF Power Amplifier Biasing | VCO/PLL Reference Supply |
|---|---|
Use Scenario: Providing clean bias voltage to GaAs or SiGe RF PAs in cellular front-end modules. IC Role / Device Role / Timing Role: Low-noise post-regulator for PA collector/drain supply, rejecting switcher ripple. Use Value: 50 µVRMS noise and 62 dB ripple rejection preserve EVM and adjacent channel leakage ratio (ACLR). |
Use Scenario: Supplying phase-locked loop (PLL) core and voltage-controlled oscillator (VCO) circuits. IC Role / Device Role / Timing Role: Ultra-low-noise LDO delivering stable 3.3 V reference to sensitive analog timing blocks. Use Value: Eliminates need for external noise-bypass caps, reducing jitter contribution and board space. |
| Portable Medical Sensor Hub | Industrial IoT Edge Node |
Use Scenario: Powering precision analog front-ends (AFE) and low-power microcontrollers in handheld diagnostic devices. IC Role / Device Role / Timing Role: Primary 3.3 V rail regulator fed from single-cell Li-ion (2.8–4.2 V). Use Value: 170 mV dropout enables >90% battery utilization; 20 µs enable allows synchronized power sequencing. |
Use Scenario: Regulating 3.3 V supply for wireless SoCs (e.g., ESP32, nRF52) and environmental sensors in remote nodes. IC Role / Device Role / Timing Role: Standby-optimized LDO with 185 µA quiescent current and logic-enable control. Use Value: Enables deep-sleep current budgets <10 µA when paired with MCU-controlled enable signaling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-noise LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1700T-3302E/MB | 300 mA rated, higher 250 mV dropout @ 250 mA, 1.6 µA quiescent current, SOT-23-5 package | Better for ultra-low-IQ battery life; less suitable for high-current/noise-critical RF loads | Choose when <2 µA IQ dominates over noise and dropout performance |
| TLS850F3TAV50 | Automotive-grade AEC-Q100 qualified, 500 mA, integrated watchdog and reset, PG pin, TSON-10 package | Designed for automotive body electronics; includes safety features absent in NCP500SQL33T1G | Choose for ASIL-B systems requiring diagnostics and fail-safe behavior |
Compared with MCP1700T-3302E/MB and TLS850F3TAV50, the NCP500SQL33T1G delivers superior noise performance and lower dropout in a compact DFN, making it optimal for space-constrained, noise-sensitive portable and industrial applications where automotive qualification or sub-microamp IQ are not required.
Availability
NCP500SQL33T1G is available at Aetrix Electronics and suitable for RF front-end modules, portable instrumentation, and industrial edge nodes requiring stable component supply, consistent parametric performance, and long-term manufacturability.
Supply support for NCP500SQL33T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient silicon solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCP500 series is designed for portable battery-powered systems demanding low noise, fast enable response, and minimal dropout - targeting RF, sensor, and handheld equipment where power integrity and size are critical.
FAQ
What is the minimum input voltage required for NCP500SQL33T1G to maintain regulation?
The NCP500SQL33T1G maintains 3.3 V regulation down to a dropout of 170 mV at 150 mA load, meaning the minimum valid input voltage is 3.47 V under full load. At lighter loads (e.g., 1 mA), dropout drops to 2.0 mV, allowing operation as low as 3.302 V. Input must remain within the absolute max rating of 6.0 V.
Does NCP500SQL33T1G require an external bypass capacitor for noise reduction?
No. The NCP500SQL33T1G achieves 50 µVRMS output noise (10 Hz–100 kHz) using an internal low-noise architecture - eliminating the need for an external bypass capacitor. This reduces component count, PCB area, and avoids potential startup delays associated with traditional LDO bypass networks.
Can NCP500SQL33T1G be used with ceramic output capacitors?
Yes. The NCP500SQL33T1G is stable with ceramic output capacitors ≥1.0 µF and imposes no minimum ESR requirement. This simplifies design, improves transient response, and avoids the size, cost, and aging concerns of tantalum or aluminum electrolytic alternatives.
What is the thermal shutdown threshold for NCP500SQL33T1G?
The NCP500SQL33T1G incorporates internal thermal protection that activates at approximately 160 °C junction temperature, disabling the output until the die cools below the hysteresis threshold. This safeguard prevents permanent damage during sustained overload or inadequate PCB thermal relief.
How does the enable pin of NCP500SQL33T1G interface with 1.0 V logic systems?
The NCP500SQL33T1G enable pin has a guaranteed turn-on threshold of 0.9 V and turn-off threshold of 0.15 V, making it fully compatible with 1.0 V logic families. No level-shifting is required - direct connection to MCU GPIO or FPGA I/O pins ensures reliable, low-latency control with 20 µs typical turn-on time.
NCP500SQL33T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.23V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- 1 µA
- Current - Supply (Max):
- 300 µA
- PSRR:
- 62dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DFN (2x2.2)
NCP500SQL33T1G FAQ
1.How can I place an order for NCP500SQL33T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP500SQL33T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP500SQL33T1G reliable?
The price and inventory of NCP500SQL33T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP500SQL33T1G is usually 5 days.
3.What payment methods are accepted for NCP500SQL33T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP500SQL33T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP500SQL33T1G?
NCP500SQL33T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP500SQL33T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP500SQL33T1G?
For technical support, including NCP500SQL33T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP500SQL33T1G requirements.
6.How does Aetrix verify that NCP500SQL33T1G is sourced from the original manufacturer or authorized distributors?
All NCP500SQL33T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP500SQL33T1G meets industry standards.
7.What is the process for return or replacement of NCP500SQL33T1G?
All NCP500SQL33T1G units undergo pre-shipment inspection (PSI). If there is an issue with NCP500SQL33T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP500SQL33T1G part is unused and in its original packaging.
Return procedure for NCP500SQL33T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP500SQL33T1G Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

