My Inquiry
My Account
onsemi NCP5314FTR2G
- Part No.:
- NCP5314FTR2G
- Manufacturer:
- onsemi
- Category:
- Special Purpose Regulators
- Package:
- 32-LQFP
- Datasheet:
-
NCP5314FTR2G.pdf
- Description:
- IC REG CTRLR CPU 4OUT 32LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:11,048
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP5314FTR2G from onsemi is a programmable two/three/four-phase buck CPU controller for high-performance microprocessor voltage regulation. It delivers up to 1.2 MHz per-phase switching frequency, supports VR(M)10.x compliance via its 6-bit VID DAC (±0.5% accuracy), and implements Enhanced V² control with lossless current sensing for fast transient response in server, desktop, and workstation CPU power delivery.
For engineers reviewing the NCP5314FTR2G datasheet, pinout, applications, or equivalent options, this page provides verified phase configuration flexibility, differential current sense architecture, adaptive voltage positioning (AVP), latching overvoltage/overcurrent protection, and LQFP-32 package-specific layout and thermal data - all critical for VR10.x-compliant multi-phase buck design validation.
Technical Context
The NCP5314FTR2G uses Enhanced V² topology combining fast voltage feedback (via VFFB) with peak current-mode control and an internal 100 mV artificial ramp to reduce minimum on-time, enable >50% duty cycles without external slope compensation, and achieve sub-60 ns transient response. Its four independent current-sense channels (CS1P/N through CS4P/N) feed into a shared COMP node to enforce ≤10% inter-phase current sharing.
It integrates a 6-bit VID DAC compatible with VR(M)10.x specifications, programmable soft-start (30–50 μA charge current), adaptive voltage positioning (±15 mV offset, 2.25–2.75 V/V gain), and per-phase pulse-by-pulse current limiting (80–110 mV threshold). Phase delay is fixed at 90° in 4-phase mode and 120° in 3-phase mode, with automatic phase disable when CSxN = CSxP within 500 mV of VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Configuration | Programmable 2-, 3-, or 4-phase operation - enables scalable power delivery matching CPU core count and TDP requirements. |
| Switching Frequency | Up to 1.2 MHz per phase - allows smaller output inductors and reduced output ripple without sacrificing transient performance. |
| VID DAC Resolution | 6-bit (VID0–VID5), ±0.5% accuracy - directly supports VR(M)10.x voltage setpoints from 0.8375 V to 1.6000 V in 12.5 mV steps. |
| Current Sharing Accuracy | ≤10% between phases - achieved via differential current sensing (CSxP/CSxN) and shared COMP node, reducing thermal imbalance. |
| Enhanced V² Control | Combines fast VFFB path and internal ramp - delivers industry-leading transient response (<60 ns) and eliminates need for large bulk output capacitance. |
| Protection Features | Latching OVP (170–250 mV above VID), programmable per-phase current limit, UVLO (9.0 V start / 8.0 V stop), and "111110"/"111111" DAC fault detection. |
| Package | LQFP-32 (Case 873A), Pb-free (G suffix) - standard surface-mount footprint with 52 °C/W θJA, suitable for high-density CPU VRM layouts. |
Pinout & Package
LQFP-32 package (Case 873A), Pb-free, with exposed pad for thermal enhancement. Pin 17 is GND substrate connection; pins 1–3 and 30–32 are VID inputs; pins 18–21 are GATE outputs; pins 25–28 and 13–16 are differential current sense pairs for Phases 1–4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VID0–VID5 (Pins 1–3, 30–32) | DAC voltage identification inputs | Set output voltage per VR(M)10.x; all high on VID0–VID4 triggers fault. |
| GATE1–GATE4 (Pins 18–21) | PWM gate drive outputs | Drive external MOSFET drivers; logic-level outputs with 2.7 V high / 0.7 V low, <10 ns rise/fall. |
| CS1P/CS1N–CS4P/CS4N (Pins 25,26,27,28,13,14,15,16) | Differential current sense inputs | Enable lossless per-phase current monitoring and precise inter-phase current balancing. |
| VFFB (Pin 5) | Fast voltage feedback input | Direct connection to VCORE for immediate PWM correction during load transients. |
| COMP (Pin 12) | Error amplifier output & PWM comparator inverting input | Shared loop compensation node; clamped during soft-start/fault; sets per-phase duty cycle. |
| DRVON (Pin 8) | MOSFET driver enable | Three-state control signal; pulled down internally (70 kΩ) to disable all GATE outputs when low. |
| PWRGD (Pin 7) | Open-collector power-good output | Asserts high when VOUT is within ±100 mV of VID setpoint; 50–600 μs delay ensures stable regulation. |
Key Features
| Feature | Design Value |
|---|---|
| Enhanced V² control architecture | Integrates fast VFFB path + internal 100 mV ramp + current sensing - achieves <60 ns transient response and eliminates external slope compensation. |
| Programmable adaptive voltage positioning (AVP) | VDRP pin provides offset proportional to total inductor current (±15 mV range, 2.25–2.75 V/V gain) - reduces output capacitor count by lowering effective DC resistance requirement. |
| Differential per-phase current sensing | Four independent CSxP/CSxN pairs with ≤10% current sharing error - simplifies PCB layout and improves thermal distribution across phases. |
| VR(M)10.x-compliant 6-bit VID DAC | 0.5% tolerance, 0.8375–1.6000 V range, DAC code fault detection ("111110", "111111") - ensures compatibility with Intel CPU voltage sequencing requirements. |
| Latching overvoltage protection | OVP threshold 170–250 mV above VID setpoint - prevents damage to CPU during regulator fault conditions without requiring external supervision. |
| Soft-start with programmable timing | 30–50 μA constant-current charge into SS pin capacitor - enables controlled inrush current ramp and avoids input bus droop during power-up. |
Applications
| Server CPU VRM | Desktop Platform Power |
|---|---|
|
Use Scenario: High-TDP (≥150 W) dual-socket Xeon platforms requiring tight voltage regulation and rapid load-step response. IC Role / Device Role / Timing Role: Primary multi-phase buck controller managing up to four synchronous buck stages with coordinated phase interleaving. Use Value: Enables 4-phase operation at 660 kHz (per-phase) to reduce RMS current per MOSFET and improve thermal margin while meeting VR10.2 transient specs. |
Use Scenario: Mainboard VRM for Core i7/i9 processors with dynamic VID updates and AVP support. IC Role / Device Role / Timing Role: Voltage regulation controller interfacing directly with CPU's VID bus and providing PWRGD handshake to chipset. Use Value: 6-bit VID DAC and ±0.5% accuracy ensure correct boot voltage; AVP reduces required output capacitance by ~30% versus fixed-VOUT designs. |
| Workstation GPU Power | High-Performance Computing Node |
|
Use Scenario: Multi-GPU systems where GPU VRMs must track CPU rail for system-level power management. IC Role / Device Role / Timing Role: Secondary buck controller synchronized to CPU VID bus via shared VID lines and PWRLS signaling. Use Value: PWRLS pin enables lower-threshold power-good sensing for coordinated rail sequencing; DRVON allows safe shutdown of GPU power stage during CPU reset. |
Use Scenario: Dense compute blades requiring high-efficiency, space-constrained CPU power with lifecycle reliability. IC Role / Device Role / Timing Role: Centralized VRM controller with latching OVP/OCP and thermal-aware current sharing across four phases. Use Value: Latching fault protection prevents cascading failures; QFN-compatible LQFP-32 package supports automated optical inspection and reflow profiling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-phase buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6322CRZ | 3-phase only; uses Intersil's Robust Ripple Regulator (RRR) instead of Enhanced V²; no AVP; 5-bit VID | Lacks adaptive voltage positioning and 4-phase capability - unsuitable for VR10.2+ CPUs requiring AVP and >3-phase scaling. | Select NCP5314FTR2G when VR(M)10.x compliance, 4-phase operation, or AVP-driven capacitor reduction is required. |
| TPS53679RSLR | Texas Instruments part with 6-phase capability, D-CAP3 control, integrated MOSFET drivers, and PMBus interface | Includes digital interface and driver integration - adds complexity and cost where analog-only, discrete-driver solutions are preferred. | Choose NCP5314FTR2G for analog-controlled, driver-agnostic designs needing proven VR10.x qualification and minimal BOM count. |
Compared with ISL6322CRZ and TPS53679RSLR, the NCP5314FTR2G uniquely balances VR(M)10.x compliance, 4-phase flexibility, AVP implementation, and discrete driver interoperability - making it optimal for cost-sensitive, high-reliability CPU VRMs where digital control or phase count beyond four is unnecessary.
Availability
NCP5314FTR2G is available at Aetrix Electronics and suitable for server motherboard design, high-end desktop platform development, and workstation GPU power delivery requiring stable component supply and long-term industrial availability.
Supply support for NCP5314FTR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The NCP5314FTR2G belongs to onsemi's CPU voltage regulator controller product line, engineered specifically for VR(M)10.x-compliant multi-phase buck converters in high-performance computing platforms where transient response, current sharing accuracy, and thermal efficiency are critical.
FAQ
What is the maximum supported switching frequency per phase for the NCP5314FTR2G?
The NCP5314FTR2G supports up to 1.2 MHz per phase when configured in 2-phase mode. In 3-phase mode, typical frequency is 880 kHz (±15%), and in 4-phase mode, it is 660 kHz (±15%) - set by the ROSC resistor value and phase count selection. This frequency scalability allows optimization of inductor size, efficiency, and transient response based on CPU TDP and board space constraints.
Does the NCP5314FTR2G support adaptive voltage positioning (AVP), and how is it implemented?
Yes, the NCP5314FTR2G supports adaptive voltage positioning via the VDRP pin. The VDRP output provides an offset voltage proportional to total inductor current (gain: 2.25–2.75 V/V, offset range: ±15 mV), which is summed with the DAC output at VFB. A resistor from VDRP to VFB programs the AVP slope - enabling dynamic voltage droop under load to maintain CPU stability while reducing required output capacitance.
How does the NCP5314FTR2G ensure accurate current sharing between phases?
The NCP5314FTR2G ensures ≤10% inter-phase current sharing using differential current sense inputs (CSxP/CSxN) for each phase and a shared COMP node. All current sense amplifiers feed into the same error amplifier output, so phases with higher sensed current terminate their PWM cycle earlier - inherently balancing current without external averaging circuits or complex calibration.
What VID voltage range does the NCP5314FTR2G support, and is it VR(M)10.x compliant?
The NCP5314FTR2G supports a 6-bit VID range from 0.8375 V to 1.6000 V in 12.5 mV steps, with ±0.5% DAC accuracy across temperature - fully compliant with VR(M)10.x specifications. It also detects invalid codes "111110" and "111111" as faults, and includes PWRLS and PWRGD signals for full power sequencing per Intel VRM guidelines.
What protection features are integrated into the NCP5314FTR2G?
The NCP5314FTR2G integrates latching overvoltage protection (170–250 mV above VID), programmable per-phase pulse-by-pulse current limiting (80–110 mV threshold), undervoltage lockout (9.0 V start / 8.0 V stop), DAC fault detection, and three-state MOSFET driver control via DRVON. These features eliminate the need for external supervisors in most CPU VRM implementations.
NCP5314FTR2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 32-LQFP
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Applications:
- Controller, CPU
- Voltage - Input:
- 9.5V ~ 13.2V
- Number of Outputs:
- 4
- Voltage - Output:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-LQFP (7x7)
NCP5314FTR2G FAQ
1.How can I place an order for NCP5314FTR2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP5314FTR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP5314FTR2G reliable?
The price and inventory of NCP5314FTR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP5314FTR2G is usually 5 days.
3.What payment methods are accepted for NCP5314FTR2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP5314FTR2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP5314FTR2G?
NCP5314FTR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP5314FTR2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP5314FTR2G?
For technical support, including NCP5314FTR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP5314FTR2G requirements.
6.How does Aetrix verify that NCP5314FTR2G is sourced from the original manufacturer or authorized distributors?
All NCP5314FTR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP5314FTR2G meets industry standards.
7.What is the process for return or replacement of NCP5314FTR2G?
All NCP5314FTR2G units undergo pre-shipment inspection (PSI). If there is an issue with NCP5314FTR2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP5314FTR2G part is unused and in its original packaging.
Return procedure for NCP5314FTR2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP5314FTR2G Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
