Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

onsemi NCP565MN28T2G

Name: NCP565MN28T2G
Brand: onsemi
SKU: NCP565MN28T2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NCP565MN28T2G

Manufacturer:: onsemi

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 6-VDFN Exposed Pad

Datasheet:: NCP565MN28T2G.pdf

Description:: IC REG LINEAR 2.8V 1.5A 6DFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:15,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NCP565MN28T2G from onsemi is a fixed-output, low-dropout linear regulator delivering 1.5 A at 2.8 V with 0.9 V reference voltage, 0.9 V dropout at full load, and ultra-fast transient response-ideal for post-regulation in ASIC power supplies and server point-of-load applications.

For engineers reviewing the NCP565MN28T2G datasheet, pinout, applications, or equivalent options, key selection criteria include guaranteed 2.8 V ±2% output accuracy over −10 to 105°C, thermal shutdown at 160°C, 28 µV_rms output noise, and compatibility with ceramic/tantalum/aluminum-electrolytic output capacitors down to 1.0 µF.

Technical Context

The NCP565MN28T2G implements a precision bandgap reference (0.9 V) driving a high-gain error amplifier and low-impedance output stage, enabling stable regulation under rapid load transients up to 1.5 A. Its internal current limit (3.3 A typ) and thermal shutdown (160°C) operate independently of external components.

Designed for DFN6 (3×3.3 mm) packaging with exposed thermal pad, the device achieves R_JA = 176°C/W and R_JP = 37°C/W-requiring PCB copper area for thermal management. It remains stable with output capacitor ESR between 50 mΩ and 2.5 Ω, supporting common 150 µF OSCON + 10 µF ceramic parallel networks.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	2.8 V ±2% (−10 to 105°C), ±3% (−40 to 125°C)-ensures reliable logic supply for 2.8 V I/O interfaces
Max Output Current	1.5 A continuous-supports high-current FPGA core or memory rail post-regulation
Dropout Voltage	0.9 V at 1.5 A-enables operation from 3.7 V input, minimizing power loss in low-V_IN systems
Ground Current	1.5 mA at 1.5 A load-reduces quiescent power consumption in always-on subsystems
Output Noise	28 µV_rms (100 Hz–100 kHz)-meets low-noise requirements for analog sensor bias or RF LDO stages
Ripple Rejection	85 dB @ 120 Hz, 75 dB @ 1 kHz-suppresses switching noise from upstream DC/DC converters
Thermal Shutdown	160°C junction-prevents catastrophic failure during sustained overload or poor heatsinking

Pinout & Package

DFN6 (3×3.3 mm, Case 506AX) package with exposed thermal pad (Pin 6 = GND). Pin 1 marked by dot; Pin 6 is thermal pad and must be soldered to PCB ground plane for thermal performance.

Pin/Terminal	Circuit Role	Design Meaning
1	Ground	Power ground return path; connects to PCB ground plane and thermal pad
2	Vout	Regulated 2.8 V output; requires low-ESR capacitor (≥1.0 µF) placed adjacent to pin
3	Vin	Input supply (2.5–9 V); bypass capacitor recommended within 5 mm of pin
4	Ground	Secondary ground connection; ties to same net as Pin 1 and thermal pad
5	Ground	Third ground terminal; enhances thermal conduction and reduces ground impedance
6	Thermal Pad / GND	Exposed copper pad-must be soldered to ≥50 mm² 1 oz copper ground area for R_JA = 176°C/W

Key Features

Feature	Design Value
Ultra-fast transient response	Sub-400 ns recovery from 10 mA ↔ 1.5 A load steps-maintains voltage stability in microprocessor burst-mode operation
Low-noise regulation	28 µV_rms output noise-eliminates need for additional filtering in sensitive analog subsystems
Pb-free DFN6 package	RoHS-compliant 3×3.3 mm footprint with thermal pad-enables high-density, thermally efficient PCB layouts
Wide input range	2.5 V to 9 V operating input-supports direct battery input (e.g., 3.7 V Li-ion) or multi-rail intermediate bus architectures
Stability with diverse capacitors	Compatible with ceramic, tantalum, and aluminum-electrolytic outputs (1.0 µF min, 50 mΩ–2.5 Ω ESR)-reduces BOM constraints

Applications

ASIC Power Supply	Server Point-of-Load
Use Scenario: Providing clean 2.8 V supply to high-speed SerDes or PCIe PHY blocks in ASICs. IC Role / Device Role / Timing Role: Post-regulator delivering low-noise, fast-transient power after primary DC/DC conversion. Use Value: 28 µV_rms noise and sub-400 ns transient recovery prevent bit errors and jitter accumulation in high-speed serial links.	Use Scenario: Local regulation for 2.8 V memory I/O rails in dual-socket server motherboards. IC Role / Device Role / Timing Role: Low-dropout LDO maintaining stable voltage during CPU/GPU load bursts. Use Value: 0.9 V dropout enables use of 3.7 V intermediate bus, reducing power loss versus higher-dropout alternatives.
Industrial PLC I/O Module	Medical Imaging Sensor Bias
Use Scenario: Powering isolated 2.8 V digital I/O drivers in programmable logic controller backplanes. IC Role / Device Role / Timing Role: Fixed-output LDO supplying regulated voltage to optocoupler input stages and level-shifters. Use Value: ±2% output tolerance over temperature ensures consistent drive strength and timing margins across industrial ambient ranges.	Use Scenario: Biasing low-noise CMOS image sensor analog front-end circuits in portable ultrasound devices. IC Role / Device Role / Timing Role: Ultra-low-noise voltage source for pixel readout amplifiers and ADC reference buffers. Use Value: 28 µV_rms noise directly translates to >70 dB SNR preservation in sensor signal chain without added filtering.

ASIC Power Supply

Server Point-of-Load

Use Scenario: Providing clean 2.8 V supply to high-speed SerDes or PCIe PHY blocks in ASICs.

IC Role / Device Role / Timing Role: Post-regulator delivering low-noise, fast-transient power after primary DC/DC conversion.

Use Value: 28 µV_rms noise and sub-400 ns transient recovery prevent bit errors and jitter accumulation in high-speed serial links.

Use Scenario: Local regulation for 2.8 V memory I/O rails in dual-socket server motherboards.

IC Role / Device Role / Timing Role: Low-dropout LDO maintaining stable voltage during CPU/GPU load bursts.

Use Value: 0.9 V dropout enables use of 3.7 V intermediate bus, reducing power loss versus higher-dropout alternatives.

Industrial PLC I/O Module

Medical Imaging Sensor Bias

Use Scenario: Powering isolated 2.8 V digital I/O drivers in programmable logic controller backplanes.

IC Role / Device Role / Timing Role: Fixed-output LDO supplying regulated voltage to optocoupler input stages and level-shifters.

Use Value: ±2% output tolerance over temperature ensures consistent drive strength and timing margins across industrial ambient ranges.

Use Scenario: Biasing low-noise CMOS image sensor analog front-end circuits in portable ultrasound devices.

IC Role / Device Role / Timing Role: Ultra-low-noise voltage source for pixel readout amplifiers and ADC reference buffers.

Use Value: 28 µV_rms noise directly translates to >70 dB SNR preservation in sensor signal chain without added filtering.

Equivalent & Alternatives

The following parts are listed as comparable options for similar low-dropout linear regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MCP1826-2802E/DB	2.8 V fixed, 1.5 A, 300 mV dropout (at 500 mA), 45 µV_rms noise, SOT-223 package	Higher dropout limits usable input range; higher noise affects precision analog rails	Prefer NCP565MN28T2G when input headroom < 1.0 V or noise < 30 µV_rms is required
TLS850F2TE/V33	2.8 V fixed, 500 mA, integrated watchdog, AEC-Q100 Grade 0, TO-252 package	Lower current rating; automotive-qualified with safety features not needed in industrial servers	Choose NCP565MN28T2G for cost-sensitive, high-current non-automotive applications requiring 1.5 A

Compared with MCP1826-2802E/DB and TLS850F2TE/V33, the NCP565MN28T2G delivers superior load transient response and lower noise in a compact DFN6 package-making it optimal for high-performance computing and dense industrial electronics where space, thermal efficiency, and signal integrity are critical.

Availability

NCP565MN28T2G is available at Aetrix Electronics and suitable for ASIC power supplies, server point-of-load regulation, and industrial PLC I/O modules requiring stable component supply, RoHS compliance, and long-term lifecycle support.

Supply support for NCP565MN28T2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensors, and connectivity solutions for automotive, industrial, cloud, and medical markets.

The NCP565 series belongs to onsemi's high-performance linear regulator product line, designed specifically for demanding post-regulation applications in servers, networking equipment, and industrial control systems where low noise, fast transient response, and thermal robustness are essential.

FAQ

What is the maximum input voltage for the NCP565MN28T2G?

The absolute maximum input voltage for the NCP565MN28T2G is 18 V, but its specified operating input range is 2.5 V to 9 V. Operation above 9 V is not characterized and may compromise reliability or parametric performance. For 2.8 V output, minimum valid input is 3.7 V (Vout + Vdo = 2.8 V + 0.9 V), per datasheet Section 3.

Does the NCP565MN28T2G require an external capacitor on the ADJ pin?

No-the NCP565MN28T2G is a fixed-output variant and does not have an ADJ pin. Only adjustable versions (e.g., NCP565MNADJT2G) feature the ADJ terminal. The NCP565MN28T2G uses internal feedback and requires only input and output capacitors per Figure 1 in the datasheet.

Can the NCP565MN28T2G be used with ceramic output capacitors?

Yes-the NCP565MN28T2G is explicitly characterized for stability with ceramic, tantalum, and aluminum-electrolytic capacitors. It requires ≥1.0 µF total capacitance with ESR between 50 mΩ and 2.5 Ω. A typical robust solution uses 150 µF OSCON in parallel with 10 µF ceramic, as validated in the application circuit (Figure 20).

What thermal performance can be expected from the NCP565MN28T2G in a standard PCB layout?

In a standard layout with 50 mm² of 1 oz copper connected to the exposed thermal pad (Pin 6), the NCP565MN28T2G achieves R_JA = 176°C/W. At 1.5 A load with 3.7 V input, power dissipation is ~1.35 W, resulting in ~237°C rise above ambient-exceeding safe limits. Therefore, ≥100 mm² copper area or forced airflow is required for full-load operation at TA = 25°C.

Is the NCP565MN28T2G pin-compatible with other NCP565 variants in DFN6?

Yes-all DFN6-packaged NCP565 variants (e.g., NCP565MN12T2G, NCP565MN15T2G, NCP565MN33T2G) share identical pinout and footprint per Case 506AX. The only functional difference is the internally set output voltage; no PCB redesign is needed when swapping between fixed-voltage DFN6 versions.

NCP565MN28T2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: -

Package/Case:: 6-VDFN Exposed Pad

Packaging:: Bulk

Product Status:: Obsolete

Output Configuration:: Positive

Output Type:: Fixed

Number of Regulators:: 1

Voltage - Input (Max):: 9V

Voltage - Output (Min/Fixed):: 2.8V

Voltage - Output (Max):: -

Voltage Dropout (Max):: -

Current - Output:: 1.5A

Current - Quiescent (Iq):: 3 mA

Current - Supply (Max):: -

PSRR:: 85dB ~ 75db (120Hz ~ 1kHz)

Control Features:: -

Protection Features:: Over Current, Over Temperature

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-DFN (3x3.3)

NCP565MN28T2G FAQ

1.How can I place an order for NCP565MN28T2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NCP565MN28T2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NCP565MN28T2G reliable?

The price and inventory of NCP565MN28T2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP565MN28T2G is usually 5 days.

3.What payment methods are accepted for NCP565MN28T2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP565MN28T2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NCP565MN28T2G?

NCP565MN28T2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NCP565MN28T2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NCP565MN28T2G?

For technical support, including NCP565MN28T2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP565MN28T2G requirements.

6.How does Aetrix verify that NCP565MN28T2G is sourced from the original manufacturer or authorized distributors?

All NCP565MN28T2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP565MN28T2G meets industry standards.

7.What is the process for return or replacement of NCP565MN28T2G?

All NCP565MN28T2G units undergo pre-shipment inspection (PSI). If there is an issue with NCP565MN28T2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NCP565MN28T2G part is unused and in its original packaging.

Return procedure for NCP565MN28T2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…