onsemi NCP5662DS15R4G
- Part No.:
- NCP5662DS15R4G
- Manufacturer:
- onsemi
- Package:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Datasheet:
-
NCP5662DS15R4G.pdf
- Description:
- IC REG LINEAR 1.5V 2A D2PAK-5
- Quantity:
- Payment:

- Shipping:

Inventory:4,872
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP5662DS15R4G from onsemi is a fixed-output, 1.5 V, 2.0 A low-dropout linear regulator in D2PAK package, featuring ultra-fast load transient response (≤3 µs settling), 26 µVrms output noise without bypass capacitor, and integrated Enable and Error Flag functions. It delivers stable power for high-current ASIC core supplies and post-regulation in servers and networking equipment.
For engineers reviewing the NCP5662DS15R4G datasheet, pinout, applications, or equivalent options, key selection criteria include dropout voltage at 2.0 A (1.0–1.3 V), ground current independence from load (≤3.0 mA), thermal shutdown at 160°C, and error flag threshold at 91–97% of nominal output.
Technical Context
The NCP5662DS15R4G implements a bipolar-based LDO architecture with a 0.9 V internal reference, enabling precise 1.5 V regulation via trimmed resistor network. Its error flag circuitry monitors output voltage continuously and asserts logic-low output when VOUT falls below 91% of nominal, with 50 µs blanking time to suppress false triggers during transients.
Enable control operates with TTL-compatible thresholds (VEN(H) ≥ 1.3 V, VEN(L) ≤ 0.3 V), and the device maintains stability with output capacitance as low as 10 µF (ESR 50–300 mΩ). Thermal protection activates at 160°C junction temperature, and current limiting clamps peak output to 3.0 A.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.5 V ±1% at 25°C; ±1.5% over −20°C to +125°C - ensures tight core rail tolerance for ASICs and FPGAs. |
| Max Output Current | 2.0 A continuous - supports high-power digital loads without external current boosting. |
| Dropout Voltage | 1.0 V typical, 1.3 V max at 2.0 A - enables operation from 2.5 V input while maintaining 1.5 V output. |
| Ground Current | ≤3.0 mA at 2.0 A load - minimizes quiescent power loss independent of output current. |
| Noise (RMS) | 26 µVrms (10 Hz–100 kHz) - eliminates need for noise-reduction bypass capacitor in space-constrained designs. |
| PSRR | >65 dB at 1 kHz - suppresses ripple from upstream switching regulators in hybrid power architectures. |
| Error Flag Threshold | 91–97% of VOUT - provides early fault detection before system-level brownout occurs. |
Pinout & Package
D2PAK-5 (Case 936A−02), thermally enhanced surface-mount package with exposed tab connected to GND. Pin 1 = EN, Pin 2 = VIN, Pin 3 = GND (tab), Pin 4 = VOUT, Pin 5 = EF. Tab must be soldered to PCB ground plane for thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (EN) | Enable input | TTL-compatible control: logic-high ≥1.3 V enables regulator; logic-low ≤0.3 V disables output and reduces ground current to ≤300 µA. |
| 2 (VIN) | Input supply | Accepts 2.0–9.0 V input; absolute max 18 V; requires 150 µF OSCON input capacitor for optimal transient immunity. |
| 3 (GND / Tab) | Power ground | Main thermal path and return for all currents; tab must be connected to large copper area for RJA = 45°C/W. |
| 4 (VOUT) | Regulated output | Delivers 1.5 V ±1% at up to 2.0 A; stable with 10–150 µF ceramic output capacitor (ESR 50–300 mΩ). |
| 5 (EF) | Error flag output | Open-collector output pulled low when VOUT drops below 91–97% of nominal; requires external 100 kΩ pull-up to VIN. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-fast transient response | Settling time ≤3 µs for 10 mA ↔ 2.0 A load steps - maintains voltage stability during CPU/FPGA burst-mode operation. |
| Low-noise operation | 26 µVrms without bypass capacitor - reduces BOM count and PCB area in compact server modules. |
| Load-independent ground current | ≤3.0 mA at full 2.0 A load - improves efficiency at high current vs. conventional LDOs with rising IGND. |
| Integrated error flag | Detects output undervoltage with 50 µs blanking - enables real-time health monitoring without external supervisor IC. |
| Thermal robustness | RJA = 45°C/W (D2PAK), 160°C thermal shutdown - sustains operation under sustained 2.0 A load with minimal heatsinking. |
Applications
| ASIC Core Power Supply | Server DDR Memory Termination |
|---|---|
Use Scenario: Powers 1.5 V I/O or core rails of high-performance ASICs in data center accelerators. IC Role / Device Role / Timing Role: Primary low-noise, high-current LDO delivering clean 1.5 V at up to 2.0 A with sub-µs transient recovery. Use Value: Eliminates need for secondary filtering stages due to 26 µVrms noise and >65 dB PSRR, reducing board area and cost. | Use Scenario: Supplies termination voltage (VTT) for DDR4/DDR5 memory subsystems in rack-mounted servers. IC Role / Device Role / Timing Role: Precision 1.5 V source with fast load step response to track dynamic memory current demands. Use Value: 3 µs settling time prevents VTT droop during memory burst writes, avoiding timing violations and data corruption. |
| Networking PHY Post-Regulation | Gaming Console SoC Auxiliary Rail |
Use Scenario: Final-stage regulation for 1.5 V analog/digital PHY supplies in 10G/25G Ethernet switches. IC Role / Device Role / Timing Role: Low-noise, high-PSRR LDO rejecting switcher ripple from upstream DC/DC converters. Use Value: >65 dB PSRR at 1 kHz suppresses switching noise from 500 kHz–1 MHz controllers, ensuring signal integrity. | Use Scenario: Powers auxiliary logic blocks (e.g., display interface, audio codec) in gaming console SoCs requiring 1.5 V at ~1.8 A. IC Role / Device Role / Timing Role: Enable-controlled LDO supporting dynamic power gating during low-power game states. Use Value: EN pin allows full shutdown (IGND ≤ 300 µA), cutting standby power by >90% vs. always-on regulation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A8300RGRT | 2.0 A, 1.5 V fixed, 25 µVrms noise, but requires 1 µF bypass capacitor; RJA = 52°C/W (VQFN). | Lacks integrated error flag; no EF pin - requires external supervisor for fault reporting. | Choose when lower noise floor is critical and external supervision is already present. |
| NCP163AMX150TBG | 1.5 V, 300 mA only; 15 µVrms noise; no EF or EN; SOT-23 package - not a current-capability match. | Not suitable for 2.0 A loads; intended for low-power peripherals only. | Select only for space-constrained, sub-500 mA auxiliary rails where NCP5662DS15R4G's current capability is excessive. |
Compared with TPS7A8300RGRT and NCP163AMX150TBG, the NCP5662DS15R4G uniquely combines 2.0 A output, integrated error flag, ultra-low noise without bypass cap, and D2PAK thermal performance - making it the only direct fit for high-current, fault-aware server and networking applications.
Availability
NCP5662DS15R4G is available at Aetrix Electronics and suitable for server motherboard design, ASIC power delivery, and networking equipment requiring stable component supply with automotive-grade traceability and long-term lifecycle support.
Supply support for NCP5662DS15R4G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensing, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The NCP5662DS15R4G belongs to onsemi's high-current LDO family designed specifically for demanding server, networking, and high-performance computing applications where ultra-fast transient response and fault visibility are mandatory.
FAQ
What is the maximum input voltage rating for the NCP5662DS15R4G?
The NCP5662DS15R4G has an absolute maximum input voltage rating of 18 V. However, its recommended operating input range is 2.0 V to 9.0 V - with minimum input determined by dropout voltage (VIN ≥ VOUT + VDO). At 2.0 A load, VDO is typically 1.0 V, so minimum functional input is 2.5 V for reliable 1.5 V output. Exceeding 9.0 V may degrade long-term reliability despite the 18 V absolute limit.
Does the NCP5662DS15R4G require an external bypass capacitor for low-noise operation?
No, the NCP5662DS15R4G does not require an external bypass capacitor to achieve its specified 26 µVrms output noise. This is enabled by its internal low-noise architecture and bipolar process design. While adding a 1–10 nF ceramic capacitor between ADJ/EF and GND may further reduce high-frequency noise in sensitive RF sections, it is not necessary for meeting datasheet noise specifications in standard digital applications.
How does the Error Flag (EF) pin function on the NCP5662DS15R4G?
The EF pin on the NCP5662DS15R4G is an open-collector output that pulls low when the regulated output voltage drops below 91–97% of nominal (i.e., below 1.365–1.455 V for 1.5 V output). It includes 50 µs internal blanking to ignore brief transients. An external 100 kΩ pull-up resistor to VIN is required for proper logic-high state. The NCP5662DS15R4G's EF pin enables real-time monitoring without external supervisors - critical for server health-check firmware.
What thermal performance can be expected from the NCP5662DS15R4G in a standard PCB layout?
In a standard 1 oz copper PCB layout with 1 sq in thermal pad connected to the D2PAK tab, the NCP5662DS15R4G achieves RJA = 45°C/W. At 2.0 A output with 2.5 V input (1.0 V dropout), power dissipation is 2.0 W - resulting in ~90°C junction rise above ambient. With 85°C max ambient, junction temperature reaches ~175°C, triggering thermal shutdown. To sustain full load, increase copper area or add airflow; doubling copper area reduces RJA to ~35°C/W.
Is the NCP5662DS15R4G pin-compatible with other devices in the NCP5662 family?
Yes, all D2PAK-packaged NCP5662 variants - including NCP5662DS12R4G (1.2 V), NCP5662DS15R4G (1.5 V), and NCP5662DS33R4G (3.3 V) - share identical pinout (EN/VIN/GND/VOUT/EF) and footprint. This allows single PCB design reuse across multiple output voltages. However, EF functionality is only active on fixed-output versions; adjustable versions (e.g., NCP5662DSADJR4G) replace EF with ADJ pin - requiring different schematic routing and layout.
NCP5662DS15R4G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 9V
- Voltage - Output (Min/Fixed):
- 1.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 1.3V @ 2A
- Current - Output:
- 2A
- Current - Quiescent (Iq):
- 3 mA
- Current - Supply (Max):
- -
- PSRR:
- 70dB ~ 65dB (120Hz ~ 1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- D2PAK-5
NCP5662DS15R4G FAQ
1.How can I place an order for NCP5662DS15R4G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP5662DS15R4G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP5662DS15R4G reliable?
The price and inventory of NCP5662DS15R4G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP5662DS15R4G is usually 5 days.
3.What payment methods are accepted for NCP5662DS15R4G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP5662DS15R4G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP5662DS15R4G?
NCP5662DS15R4G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP5662DS15R4G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP5662DS15R4G?
For technical support, including NCP5662DS15R4G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP5662DS15R4G requirements.
6.How does Aetrix verify that NCP5662DS15R4G is sourced from the original manufacturer or authorized distributors?
All NCP5662DS15R4G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP5662DS15R4G meets industry standards.
7.What is the process for return or replacement of NCP5662DS15R4G?
All NCP5662DS15R4G units undergo pre-shipment inspection (PSI). If there is an issue with NCP5662DS15R4G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP5662DS15R4G part is unused and in its original packaging.
Return procedure for NCP5662DS15R4G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP5662DS15R4G Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

