My Inquiry
My Account
onsemi NCP5662DS28R4G
- Part No.:
- NCP5662DS28R4G
- Manufacturer:
- onsemi
- Package:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Datasheet:
-
NCP5662DS28R4G.pdf
- Description:
- IC REG LINEAR 2.8V 2A D2PAK-5
- Quantity:
- Payment:
- Shipping:
Inventory:4,316
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP5662DS28R4G from onsemi is a fixed-output, 2.8 V, 2.0 A low-dropout linear regulator in D2PAK-5 package, featuring ultra-fast load transient response (1–3 µs settling), 26 µVrms output noise without bypass capacitor, and integrated Enable and Error Flag functions. It delivers stable power to high-current ASIC cores and server point-of-load rails where tight regulation and fault monitoring are critical.
For engineers reviewing the NCP5662DS28R4G datasheet, pinout, applications, or equivalent options, key selection criteria include dropout voltage ≤1.3 V at 2.0 A, ±2% output tolerance over −40°C to +85°C, thermal shutdown at 160°C, and error flag threshold at 91–97% of nominal output.
Technical Context
The NCP5662DS28R4G implements a bipolar-based LDO architecture with a 0.9 V internal reference, enabling precise 2.8 V output via resistor-free fixed-voltage configuration. Its error flag circuitry asserts logic-low when output falls below 91–97% of 2.8 V, with 50 µs blanking time to suppress transient false triggers.
Ground current remains constant at ≤3.0 mA across full 10 mA–2.0 A load range, decoupling quiescent consumption from output demand. Input voltage range is 2 V to 9 V (minimum Vin = Vout + VDO), supporting post-regulation from common intermediate bus voltages like 3.3 V or 5.0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 2.8 V ±2% over −40°C to +85°C - ensures stable core supply for 2.8 V I/O interfaces and FPGA auxiliary rails. |
| Max Output Current | 2.0 A continuous - supports high-power digital loads including multi-core ASICs and network processors. |
| Dropout Voltage | 1.0 V typical, 1.3 V max at 2.0 A - enables operation from 3.3 V input with ≥0.5 V headroom for thermal margin. |
| Output Noise | 26 µVrms (10 Hz–100 kHz) without bypass cap - eliminates need for external noise-reduction capacitors in space-constrained designs. |
| Ground Current | ≤3.0 mA at 2.0 A load - maintains low quiescent power independent of output current, critical for standby efficiency. |
| Error Flag Threshold | 91–97% of 2.8 V (2.55–2.72 V) - provides early undervoltage warning before system reset thresholds are breached. |
| Enable Threshold | VEN(H) ≥1.3 V, VEN(L) ≤0.3 V - compatible with standard 3.3 V or 1.8 V GPIO control without level-shifting. |
| PSRR | >65 dB at 1 kHz - suppresses ripple from upstream switching regulators feeding the LDO input. |
Pinout & Package
Package: D2PAK-5 (Case 936A−02), thermally enhanced with exposed tab connected to GND. Pin 1 = EN, Pin 2 = VIN, Pin 3 = GND (tab), Pin 4 = VOUT, Pin 5 = EF. Tab must be soldered to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Enable (EN) | Active-high digital control input; tie to VIN for always-on operation or drive with MCU GPIO for sequencing. |
| 2 | Input Supply (VIN) | Primary power input; requires ≥150 µF low-ESR OSCON capacitor placed near pin for stability and transient immunity. |
| 3 | Power Ground (GND) | Main power return path and thermal conduction path via exposed tab - must connect to solid ground plane. |
| 4 | Regulated Output (VOUT) | 2.8 V regulated output; place ≥10 µF ceramic capacitor within 5 mm for optimal transient response. |
| 5 | Error Flag (EF) | Open-drain output asserting low when VOUT drops below 2.55–2.72 V; requires external 100 kΩ pull-up to VIN. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-fast transient response | 1–3 µs settling time enables support of dynamic CPU/GPU load steps without brownout. |
| Low-noise operation | 26 µVrms noise without bypass capacitor reduces BOM count and board area in sensitive analog/RF subsystems. |
| Load-independent ground current | 3.0 mA max across 10 mA–2.0 A load range improves system-level efficiency predictability during deep-sleep modes. |
| Integrated error flag | Dedicated open-drain EF pin with 50 µs blanking provides reliable fault signaling for system supervisors without external comparators. |
| Thermal robustness | 160°C thermal shutdown plus 5.0°C/W junction-to-case resistance allows sustained 2.0 A operation with minimal heatsinking. |
| Wide input range | 2 V to 9 V input supports direct connection to 3.3 V, 5 V, or 7.5 V intermediate buses in multi-rail systems. |
Applications
| Server Point-of-Load Regulation | ASIC Core Power Delivery |
|---|---|
Use Scenario: Regulating 2.8 V supply for PCIe Gen5 retimers and SmartNIC management controllers in 1U rack servers. IC Role / Device Role / Timing Role: Primary LDO delivering clean, sequenced 2.8 V power with real-time fault reporting via EF pin. Use Value: Eliminates need for external supervision ICs by integrating error flag, reducing component count and improving startup reliability. | Use Scenario: Powering 2.8 V I/O banks of high-end networking ASICs requiring fast load-step response during packet burst handling. IC Role / Device Role / Timing Role: High-current post-regulator stabilizing switched-mode supply output against dynamic current spikes. Use Value: 1–3 µs transient response prevents timing violations in SerDes lanes during rapid current transients up to 2.0 A. |
| Gaming Console SoC I/O Rails | Industrial PLC Digital I/O Modules |
Use Scenario: Providing 2.8 V supply to GPU memory interface buffers and display controller I/O in next-gen gaming consoles. IC Role / Device Role / Timing Role: Fixed-output LDO ensuring stable voltage under variable GPU workload conditions with thermal foldback protection. Use Value: 160°C thermal shutdown and 3.0 A current limit prevent damage during sustained peak loads, extending field lifetime. | Use Scenario: Generating 2.8 V logic supply for isolated digital I/O drivers in programmable logic controllers operating in harsh industrial environments. IC Role / Device Role / Timing Role: Robust, automotive-grade compatible LDO (NCP variant) delivering fault-monitored power to safety-critical outputs. Use Value: EF pin integration enables PLC firmware to detect undervoltage events before actuator misfire, supporting SIL-2 diagnostics. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A8300RGRT | 2.8 V fixed, 3.0 A, 20 µVrms noise, but requires 1 µF bypass cap; no error flag; DFN package only. | Lacks integrated EF pin and thermal shutdown latch; better noise performance but less fault visibility. | Choose when ultra-low noise is primary and system-level supervision already exists. |
| MCP1826T-2802E/OT | 2.8 V fixed, 2.0 A, 45 µVrms noise, no EF pin, 1.5 V min input, SOT-223 package. | Lower current capability (1.5 A continuous), higher noise, no fault reporting, smaller thermal mass. | Choose for cost-sensitive, lower-power applications where EF and thermal robustness are non-critical. |
Compared with TPS7A8300RGRT and MCP1826T-2802E/OT, the NCP5662DS28R4G uniquely combines integrated error flag, 2.0 A capability in thermally optimized D2PAK, and zero-bypass-noise operation - making it optimal for fault-aware, high-current embedded power rails.
Availability
NCP5662DS28R4G is available at Aetrix Electronics and suitable for server power delivery, ASIC post-regulation, and industrial PLC I/O modules requiring stable component supply with long-term lifecycle support.
Supply support for NCP5662DS28R4G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, with leadership in power management, analog, and sensing technologies.
The NCP5662 series belongs to onsemi's high-current LDO portfolio, designed specifically for demanding point-of-load applications in servers, networking gear, and industrial computing where ultra-fast transient response and integrated fault monitoring are essential.
FAQ
What is the maximum input voltage rating for the NCP5662DS28R4G?
The NCP5662DS28R4G has an absolute maximum input voltage of 18 V, but its recommended operating input range is 2 V to 9 V - with minimum input determined by dropout voltage (VIN ≥ VOUT + VDO). At 2.0 A load, VDO is typically 1.0 V, so 3.8 V minimum input ensures regulation. Exceeding 9 V continuously risks exceeding safe power dissipation limits in the D2PAK package.
Does the NCP5662DS28R4G require an external bypass capacitor to achieve its specified 26 µVrms noise performance?
No, the NCP5662DS28R4G achieves 26 µVrms output noise (10 Hz–100 kHz) without any external bypass capacitor - a key differentiator confirmed in the datasheet's Electrical Characteristics table and Application Information section. This eliminates BOM cost and layout area typically needed for noise reduction, though a 10–150 µF output capacitor remains required for stability.
How does the Error Flag (EF) pin on the NCP5662DS28R4G behave during startup and fault conditions?
The EF pin on the NCP5662DS28R4G is an open-drain output that pulls low when VOUT drops below 91–97% of 2.8 V (2.55–2.72 V). During startup, EF remains high until regulation is achieved. It includes 50 µs blanking time to ignore brief transients. When asserted low, it signals sustained undervoltage - not momentary dips - enabling reliable system-level fault detection without false triggers.
Can the NCP5662DS28R4G be used in automotive applications?
The NCP5662DS28R4G is the commercial-grade NCP variant rated for −40°C to +85°C ambient. For automotive use, the pin-compatible NCV5662DS28R4G is qualified to AEC-Q100 Grade 1 (−40°C to +125°C) and PPAP-capable. While NCP5662DS28R4G may function in benign automotive environments, only the NCV version meets automotive qualification requirements and is approved for vehicle ECU designs.
What thermal derating applies to the NCP5662DS28R4G at elevated ambient temperatures?
The NCP5662DS28R4G uses a D2PAK package with RJA = 45°C/W (with 1 in² copper). At 85°C ambient and 2.0 A load with 3.3 V input, power dissipation is ~1.0 W, resulting in junction temperature ≈ 130°C - within the 150°C max rating. Derating begins above 85°C ambient; full 2.0 A output is not guaranteed beyond 85°C without additional heatsinking or airflow, per the Thermal Characteristics table on page 4 of the datasheet.
NCP5662DS28R4G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 9V
- Voltage - Output (Min/Fixed):
- 2.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 1.3V @ 2A
- Current - Output:
- 2A
- Current - Quiescent (Iq):
- 3 mA
- Current - Supply (Max):
- -
- PSRR:
- 70dB ~ 65dB (120Hz ~ 1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- D2PAK-5
NCP5662DS28R4G FAQ
1.How can I place an order for NCP5662DS28R4G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP5662DS28R4G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP5662DS28R4G reliable?
The price and inventory of NCP5662DS28R4G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP5662DS28R4G is usually 5 days.
3.What payment methods are accepted for NCP5662DS28R4G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP5662DS28R4G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP5662DS28R4G?
NCP5662DS28R4G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP5662DS28R4G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP5662DS28R4G?
For technical support, including NCP5662DS28R4G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP5662DS28R4G requirements.
6.How does Aetrix verify that NCP5662DS28R4G is sourced from the original manufacturer or authorized distributors?
All NCP5662DS28R4G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP5662DS28R4G meets industry standards.
7.What is the process for return or replacement of NCP5662DS28R4G?
All NCP5662DS28R4G units undergo pre-shipment inspection (PSI). If there is an issue with NCP5662DS28R4G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP5662DS28R4G part is unused and in its original packaging.
Return procedure for NCP5662DS28R4G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP5662DS28R4G Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
