onsemi NCP5663DS18R4G
- Part No.:
- NCP5663DS18R4G
- Manufacturer:
- onsemi
- Package:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Datasheet:
-
NCP5663DS18R4G.pdf
- Description:
- IC REG LINEAR 1.8V 3A D2PAK-5
- Quantity:
- Payment:

- Shipping:

Inventory:4,202
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP5663DS18R4G from onsemi is a fixed-output, 1.8 V, 3.0 A ultra-low-dropout linear regulator in D2PAK package, featuring 1.0 V typical dropout at full load, 28 µVrms output noise without bypass capacitor, and integrated Enable and Error Flag functions-designed for post-regulation in high-current ASIC and server power supplies.
For engineers reviewing the NCP5663DS18R4G datasheet, pinout, applications, or equivalent options, key selection criteria include guaranteed 1.8 V ±1% accuracy over −40°C to +150°C, thermal shutdown at 160°C, 0.03% line regulation, and compatibility with low-ESR ceramic output capacitors ≥10 µF.
Technical Context
The NCP5663DS18R4G implements a bipolar-based LDO architecture with a 0.9 V internal reference, enabling stable 1.8 V output via trimmed resistor network. Its ultra-fast transient response (settling within 1–3 µs) is enabled by high-gain error amplifier and optimized compensation for 10–150 µF output capacitance range.
It integrates dual protection: current limiting clamps peak output at 4.5 A and thermal shutdown activates at 160°C junction temperature. The Error Flag pin asserts logic-low when output falls below 91–97% of nominal 1.8 V, requiring external 100 kΩ pull-up for operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.8 V ±1% at TJ = 25°C; ±1.5% over −40°C to +125°C; ±2% over full −40°C to +150°C operating range |
| Max Output Current | 3.0 A continuous; internal current limit clamps at 4.5 A to prevent damage during overload |
| Dropout Voltage | 1.0 V typical at IOUT = 3.0 A; enables operation with Vin as low as 2.8 V while maintaining regulation |
| Output Noise | 28 µVrms (10 Hz–100 kHz); no external bypass capacitor required for low-noise performance |
| PSRR | >65 dB at 1 kHz; suppresses ripple from upstream switching converters in multi-stage power architectures |
| Enable Threshold | VEN(ON) = 1.3 V min; VEN(OFF) = 0.3 V max; supports direct interfacing with 1.8 V/3.3 V logic without level shifters |
| Error Flag Accuracy | Asserts low when VOUT < 91–97% of 1.8 V; provides precise undervoltage detection for system monitoring |
Pinout & Package
D2PAK (Case 936A), thermally enhanced 5-pin surface-mount package with exposed tab connected to ground for optimal heat dissipation (RθJC = 5.0°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Enable | Active-high digital control input; device enabled when voltage ≥1.3 V; tie to Vin if unused |
| 2 | Vin | Main input supply pin; supports 2.0 V to 9.0 V input range; requires 150 µF input capacitor for stability |
| 3 | Ground | Power ground reference; tab is electrically connected to this pin for thermal conduction |
| 4 | Vout | Regulated 1.8 V output; stable with 10–150 µF ceramic output capacitor (50–300 mΩ ESR) |
| 5 | Error Flag | Open-collector output; pulls low when VOUT drops below 91–97% of 1.8 V; requires 100 kΩ pull-up to Vin |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-fast load transient response | Settles within 1–3 µs after 10 mA ↔ 3.0 A step; maintains <±20 mV deviation at 1.8 V output |
| Low ground current | 1.3 mA typical at 3.0 A load; independent of output current-reduces system power loss |
| Thermal robustness | Guaranteed operation up to +150°C junction temperature; thermal shutdown at 160°C prevents catastrophic failure |
| High PSRR & low noise | 65 dB rejection at 1 kHz + 28 µVrms noise enables clean power for noise-sensitive analog/digital loads |
| Integrated fault signaling | Error Flag provides real-time output undervoltage indication without external monitoring circuitry |
Applications
| Server VRM Post-Regulation | ASIC Core Power Supply |
|---|---|
Use Scenario: Final-stage regulation for 1.8 V I/O or auxiliary rails in dual-processor rack servers with dynamic load steps up to 3 A. IC Role / Device Role / Timing Role: Primary LDO delivering stable 1.8 V with sub-µs transient recovery to meet Intel/AMD VRM spec requirements. Use Value: Eliminates need for secondary filtering; 28 µVrms noise ensures signal integrity for high-speed SerDes interfaces. | Use Scenario: Dedicated 1.8 V supply for FPGA I/O banks or ASIC interface logic requiring tight voltage tolerance and fast load response. IC Role / Device Role / Timing Role: Fixed-output LDO providing regulated bias under rapidly varying current demand from parallel data paths. Use Value: ±1% output accuracy over −40°C to +150°C guarantees timing margin compliance across industrial temperature range. |
| Networking Equipment PoL | Gaming Console SoC Power |
Use Scenario: Point-of-load regulation for 1.8 V SerDes PHYs and packet buffer memory in 10G/25G switch line cards. IC Role / Device Role / Timing Role: Low-noise, high-current LDO placed adjacent to high-speed transceivers to minimize EMI-induced jitter. Use Value: 65 dB PSRR at 1 kHz suppresses switching noise from upstream DC/DC converters, reducing bit error rate. | Use Scenario: Secondary rail for GPU memory interface or video codec subsystem in consumer gaming consoles with burst-mode workloads. IC Role / Device Role / Timing Role: Enable-controlled LDO delivering 1.8 V during active rendering phases; disabled during idle to cut quiescent loss. Use Value: 300 µA shutdown current and logic-compatible enable allow precise power-state sequencing per console firmware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A8300RGRT | 3.0 A, 1.8 V fixed, 0.8 V dropout typ, 6.5 µVrms noise-but requires 2.2 µF ceramic bypass capacitor; no Error Flag | Lacks integrated fault reporting; better noise performance but higher BOM count due to mandatory bypass cap | Select when ultra-low noise is critical and system-level monitoring replaces Error Flag functionality |
| MCP1826T-1802E/OT | 3.0 A, 1.8 V fixed, 0.6 V dropout typ, 45 µVrms noise, no Error Flag, SOT-223 package (lower thermal capability) | Higher noise, no fault signaling, and limited thermal performance (RθJA ≈ 60°C/W vs. 45°C/W for D2PAK) | Choose only for space-constrained designs where 3 A continuous load and industrial temp range are not required |
Compared with TPS7A8300RGRT and MCP1826T-1802E/OT, the NCP5663DS18R4G uniquely combines Error Flag signaling, 28 µVrms noise without bypass cap, and D2PAK thermal robustness-making it optimal for high-reliability, high-current post-regulation where fault visibility and thermal margin are design priorities.
Availability
NCP5663DS18R4G is available at Aetrix Electronics and suitable for server VRM post-regulation, ASIC core power supplies, and networking equipment point-of-load applications requiring stable component supply, long-term lifecycle support, and Pb-free compliance.
Supply support for NCP5663DS18R4G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power management, analog, and sensor solutions for automotive, industrial, and cloud infrastructure markets.
The NCP5663DS18R4G belongs to onsemi's high-current LDO family designed specifically for demanding post-regulation tasks in servers, ASICs, and networking gear-where ultra-fast transient response, thermal resilience, and integrated monitoring are essential.
FAQ
What is the maximum input voltage rating for the NCP5663DS18R4G?
The NCP5663DS18R4G has an absolute maximum input voltage rating of 18 V. However, its recommended operating input voltage range is 2.0 V to 9.0 V per the Electrical Characteristics table. Exceeding 9.0 V may compromise output accuracy and thermal performance, even if below the 18 V absolute limit. Always maintain Vin − Vout ≥ 1.5 V for guaranteed specifications.
Does the NCP5663DS18R4G require an external bypass capacitor to achieve its specified 28 µVrms noise performance?
No, the NCP5663DS18R4G achieves 28 µVrms output noise without any external bypass capacitor. This is explicitly stated in the datasheet Features section and confirmed in the Electrical Characteristics table for both adjustable and fixed-output versions. Adding a bypass capacitor does not improve noise further and is unnecessary for meeting the rated specification.
How does the Error Flag function on the NCP5663DS18R4G behave during startup and fault conditions?
The Error Flag on the NCP5663DS18R4G is an open-collector output that remains high-impedance until Vout reaches regulation. Once enabled, it pulls low when Vout drops below 91–97% of 1.8 V (i.e., 1.64–1.75 V). During startup, it stays high until regulation is achieved; during overcurrent or thermal shutdown, it asserts low only if Vout collapses outside that window-not during brief transients (blanking time is 50 µs).
Can the NCP5663DS18R4G operate with a 10 µF output capacitor, and what are the stability implications?
Yes, the NCP5663DS18R4G is stable with output capacitance as low as 10 µF, as verified in Figures 15 and 16 of the datasheet. For guaranteed stability across 10 mA–3.0 A load range, use 33–150 µF ceramic capacitors with 50–300 mΩ ESR. A 10 µF capacitor is acceptable for space-constrained designs but may reduce phase margin marginally-layout must minimize trace inductance.
Is the NCP5663DS18R4G pin-compatible with other members of the NCP5663 family, such as the adjustable version NCP5663DSADJR4G?
No, the NCP5663DS18R4G is not pin-compatible with the adjustable version NCP5663DSADJR4G. While both use the same D2PAK package and share pins 1–4 (Enable, Vin, Ground, Vout), Pin 5 serves as Error Flag on the fixed-output NCP5663DS18R4G but as Adjust on the adjustable version-requiring different external circuitry and PCB layout. Interchanging them without redesign will cause functional failure.
NCP5663DS18R4G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 9V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 1.3V @ 3A
- Current - Output:
- 3A
- Current - Quiescent (Iq):
- 3 mA
- Current - Supply (Max):
- -
- PSRR:
- 70dB ~ 65dB (120Hz ~ 1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- D2PAK-5
NCP5663DS18R4G FAQ
1.How can I place an order for NCP5663DS18R4G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP5663DS18R4G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP5663DS18R4G reliable?
The price and inventory of NCP5663DS18R4G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP5663DS18R4G is usually 5 days.
3.What payment methods are accepted for NCP5663DS18R4G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP5663DS18R4G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP5663DS18R4G?
NCP5663DS18R4G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP5663DS18R4G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP5663DS18R4G?
For technical support, including NCP5663DS18R4G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP5663DS18R4G requirements.
6.How does Aetrix verify that NCP5663DS18R4G is sourced from the original manufacturer or authorized distributors?
All NCP5663DS18R4G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP5663DS18R4G meets industry standards.
7.What is the process for return or replacement of NCP5663DS18R4G?
All NCP5663DS18R4G units undergo pre-shipment inspection (PSI). If there is an issue with NCP5663DS18R4G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP5663DS18R4G part is unused and in its original packaging.
Return procedure for NCP5663DS18R4G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP5663DS18R4G Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

