My Inquiry
My Account
onsemi NCP584HSN09T1G
- Part No.:
- NCP584HSN09T1G
- Manufacturer:
- onsemi
- Package:
- -
- Datasheet:
-
NCP584HSN09T1G.pdf
- Description:
- ANA LOW IQ 200MA LDO
- Quantity:
- Payment:
- Shipping:
Inventory:8,654
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP584HSN09T1G from onsemi is a tri-mode 200 mA CMOS low-dropout (LDO) regulator with enable and ECO pin for mode selection, delivering a fixed 0.9 V output voltage in SOT23−5 package. It supports Chip Enable (CE), Fast Transient (FT), and Low Power (LP) modes, achieves 400 mV dropout at 200 mA, ±2% output accuracy in FT mode, and 75 dB PSRR at 1 kHz - deployed in portable battery-powered systems requiring stable low-voltage rail generation.
For engineers reviewing the NCP584HSN09T1G datasheet, pinout, applications, or equivalent options, key selection considerations include its 0.9 V fixed output, tri-mode operation via ECO pin, ultra-low 3.5 µA quiescent current in LP mode, dropout performance across temperature, and SOT23−5 footprint compatibility with space-constrained handheld instrumentation and imaging devices.
Technical Context
The NCP584HSN09T1G implements a CMOS-based LDO architecture with internal reference, error amplifier, and pass transistor, supporting three distinct operational modes controlled by the ECO pin: CE mode (enable/disable), FT mode (VECO = Vin, optimized for transient response), and LP mode (VECO = GND, optimized for quiescent current). Its feedback loop is internally compensated for stability with ≥2.2 µF tantalum or ceramic output capacitors meeting minimum ESR requirements.
Mode switching alters key parameters: FT mode delivers 20 mV load regulation and 40 µA Iq, while LP mode reduces Iq to 3.5 µA (≤1.5 V output) but relaxes load regulation to 10 mV and accuracy to ±3%. The device features fold-back current limiting, thermal shutdown, and operates from 1.4 V to 6.5 V input across −40°C to +85°C ambient.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 0.9 V - provides stable core or I/O supply for low-voltage ASICs, microcontrollers, and sensors without external resistive feedback. |
| Max Output Current | 200 mA - sufficient for powering single-core processors, display drivers, or RF front-end bias rails in portable equipment. |
| Dropout Voltage | 400 mV at 200 mA - enables regulation from 1.3 V input, critical for extending battery runtime in single-cell Li-ion or NiMH systems. |
| Quiescent Current | 3.5 µA in LP mode - minimizes standby power loss, enabling multi-week shelf life in always-on sensor nodes or remote controls. |
| PSRR | 75 dB at 1 kHz - suppresses switching noise from DC-DC converters upstream, preserving signal integrity in analog front-ends and ADC references. |
| Accuracy | ±2% (FT mode), ±3% (LP mode) - ensures reliable logic-level compliance and timing margin for 0.9 V I/O standards like LPDDR2/3 I/O or ARM Cortex-M core supplies. |
| Operating Temp | −40°C to +85°C - validated for industrial-grade portable instrumentation and consumer camcorders operating in variable ambient conditions. |
Pinout & Package
SOT23−5 package (Case 1212), 2.8 mm × 2.5 mm × 1.15 mm body, Pb-free, moisture sensitivity level 1. Compatible with standard reflow profiles per J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - Vin | Input power supply | Accepts 1.4–6.5 V; requires ≥1.0 µF input decoupling close to pin to suppress high-frequency noise and prevent instability. |
| 2 - GND | Power ground reference | Low-impedance return path for input/output currents; must be connected directly to PCB ground plane with minimal trace inductance. |
| 3 - CE | Chip enable control | Active-high enable (per marking "H" in NCP584HSN09T1G); drives output ON when >1.0 V, OFF when <0.3 V; shutdown current ≤0.1 µA. |
| 4 - ECO | Mode selection control | FT mode when tied to Vin (fast transient response); LP mode when tied to GND (ultra-low Iq); no pull-up/down required - driven externally. |
| 5 - Vout | Regulated output | Delivers 0.9 V ±2% (FT) or ±3% (LP); requires ≥2.2 µF output capacitor with ESR ≥40 mΩ (LP) or ≥100 mΩ (FT, per output current) for stability. |
Key Features
| Feature | Design Value |
|---|---|
| Tri-mode operation | Hardware-selectable CE, FT, and LP modes via ECO pin - eliminates need for firmware-controlled mode switching in resource-constrained MCUs. |
| Ultra-low Iq in LP mode | 3.5 µA at Vout ≤1.5 V - extends battery life in sleep-state applications such as IoT edge sensors and wearable health monitors. |
| High PSRR at 1 kHz | 75 dB - mitigates ripple from switching regulators feeding the LDO input, reducing need for additional LC filtering stages. |
| Fold-back current limit | 50 mA short-circuit current - protects device and source during output faults while limiting thermal stress and PCB trace damage. |
| Low temp drift | 100 ppm/°C - maintains output voltage stability over industrial temperature range, critical for precision analog signal chains and reference supplies. |
Applications
| Portable Medical Sensors | Handheld Test Meters |
|---|---|
|
Use Scenario: Battery-powered glucose monitor with Bluetooth LE MCU and analog front-end. IC Role / Device Role: Primary 0.9 V supply for ultra-low-power ARM Cortex-M0+ MCU core and ADC reference buffer. Use Value: LP mode reduces system standby current to <1 µA, enabling 6-month battery life on CR2032; 400 mV dropout allows operation down to 1.3 V battery voltage. |
Use Scenario: Pocket-sized multimeter with LCD, precision op-amps, and SAR ADC. IC Role / Device Role: Clean 0.9 V rail for ADC reference and digital logic, isolated from noisy 3.3 V display driver supply. Use Value: 75 dB PSRR rejects switching noise from boost converter powering LCD, improving ADC ENOB by ≥1.5 bits; ±2% accuracy ensures measurement repeatability. |
| Camcorder Image Sensor Bias | Wearable Audio Codec Supply |
|
Use Scenario: Compact camcorder using CMOS image sensor with analog pixel readout. IC Role / Device Role: Dedicated 0.9 V LDO for sensor analog core, decoupled from digital domain noise. Use Value: FT mode enables fast load transient response (<10 µs recovery) during pixel row activation, preventing image banding; SOT23−5 footprint saves board area near sensor module. |
Use Scenario: Bluetooth earbud with MEMS microphone, audio codec, and Class-D amplifier. IC Role / Device Role: Low-noise 0.9 V supply for codec's PLL and DAC section to minimize jitter and THD. Use Value: 30 µVrms output noise and 100 ppm/°C drift preserve audio SNR >105 dB across operating temperature; ECO pin allows dynamic mode switching during streaming vs. idle. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A0510PDBVR | Single-mode (no ECO pin), 200 mA, 0.9 V fixed, 250 mV dropout at 200 mA, 25 µA Iq (typ) | Lacks tri-mode flexibility; simpler enable-only control; lower dropout but higher Iq than NCP584HSN09T1G LP mode | Choose when design prioritizes minimal BOM count and lowest possible dropout over ultra-low standby current. |
| MCP1700T-1.802E/MB | Fixed 1.8 V output, 250 mA, 600 mV dropout at 250 mA, 1.6 µA Iq (typ), SOT23−3 package | Different output voltage and pin count; no ECO or FT/LP mode; smaller footprint but no mode selection | Choose only if 1.8 V rail is acceptable and board layout constraints require 3-pin SOT23; not a functional substitute for 0.9 V requirement. |
Compared with TPS7A0510PDBVR and MCP1700T-1.802E/MB, the NCP584HSN09T1G uniquely delivers 0.9 V output with hardware-selectable ultra-low-power (3.5 µA) and fast-transient modes in a 5-pin SOT23, making it optimal for battery-sensitive portable systems needing both efficiency and dynamic performance.
Availability
NCP584HSN09T1G is available at Aetrix Electronics and suitable for portable medical sensors, handheld test meters, camcorder image sensor bias, and wearable audio codec supply requiring stable component supply, long-lifecycle support, and Pb-free compliance.
Supply support for NCP584HSN09T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, serving automotive, industrial, cloud, and medical markets with discrete, analog, and power management solutions.
The NCP584HSN09T1G belongs to onsemi's NCP584 series of tri-mode CMOS LDOs, designed specifically for portable battery-powered applications demanding precise output voltage accuracy, ultra-low quiescent current, and high ripple rejection in compact footprints.
FAQ
What is the maximum input voltage rating for the NCP584HSN09T1G?
The NCP584HSN09T1G has a maximum input voltage rating of 6.5 V, as specified in the Absolute Maximum Ratings table. Operation above this voltage may cause permanent damage. For reliable long-term performance, the recommended operating input voltage range is 1.4 V to 6.0 V, per Electrical Characteristics.
How does the ECO pin affect the NCP584HSN09T1G's quiescent current and load regulation?
The ECO pin selects between Fast Transient (FT) and Low Power (LP) modes: when tied to Vin, NCP584HSN09T1G operates in FT mode with 40 µA quiescent current and 20 mV load regulation; when tied to GND, it enters LP mode with 3.5 µA Iq and 10 mV load regulation. This hardware-selectable trade-off enables optimization for either dynamic performance or battery longevity.
Is the NCP584HSN09T1G pin-compatible with other devices in the NCP584 family?
Yes, all NCP584 variants including NCP584HSN09T1G use the same SOT23−5 package and identical pinout (Vin, GND, CE, ECO, Vout). Voltage variants (e.g., 1.2 V, 1.8 V) and active-high/active-low CE versions (H/L suffix) share mechanical and electrical pin compatibility, allowing drop-in replacement where output voltage and enable polarity match system requirements.
What output capacitor is required for stable operation of the NCP584HSN09T1G in LP mode?
In LP mode, the NCP584HSN09T1G requires an output capacitor with minimum ESR of 40 mΩ across all output currents. A 2.2 µF or larger tantalum capacitor (low-ESR type) is recommended; if using ceramic, a 1 Ω series resistor is advised to ensure phase margin. Stability is verified per Figures 32–34 in the datasheet for 0.9 V output.
Does the NCP584HSN09T1G include thermal shutdown and current limiting protection?
Yes, the NCP584HSN09T1G integrates fold-back current limiting (50 mA short-circuit current) and thermal shutdown circuitry. These protections activate under overload or excessive junction temperature conditions, preventing catastrophic failure and enabling safe automatic recovery once fault conditions subside.
NCP584HSN09T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- -
- Output Type:
- -
- Number of Regulators:
- -
- Voltage - Input (Max):
- -
- Voltage - Output (Min/Fixed):
- -
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -
- Current - Output:
- -
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- -
- Control Features:
- -
- Protection Features:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
NCP584HSN09T1G FAQ
1.How can I place an order for NCP584HSN09T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP584HSN09T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP584HSN09T1G reliable?
The price and inventory of NCP584HSN09T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP584HSN09T1G is usually 5 days.
3.What payment methods are accepted for NCP584HSN09T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP584HSN09T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP584HSN09T1G?
NCP584HSN09T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP584HSN09T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP584HSN09T1G?
For technical support, including NCP584HSN09T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP584HSN09T1G requirements.
6.How does Aetrix verify that NCP584HSN09T1G is sourced from the original manufacturer or authorized distributors?
All NCP584HSN09T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP584HSN09T1G meets industry standards.
7.What is the process for return or replacement of NCP584HSN09T1G?
All NCP584HSN09T1G units undergo pre-shipment inspection (PSI). If there is an issue with NCP584HSN09T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP584HSN09T1G part is unused and in its original packaging.
Return procedure for NCP584HSN09T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP584HSN09T1G Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
