My Inquiry
My Account
onsemi NCP584HSN12T1G
- Part No.:
- NCP584HSN12T1G
- Manufacturer:
- onsemi
- Package:
- SC-74A, SOT-753
- Datasheet:
-
NCP584HSN12T1G.pdf
- Description:
- IC REG LINEAR 1.2V 200MA SOT23-5
- Quantity:
- Payment:
- Shipping:
Inventory:4,036
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP584HSN12T1G from onsemi is a tri-mode 200 mA CMOS low-dropout (LDO) regulator with enable and ECO pin for mode selection, delivering precise 1.2 V output voltage with ±2% accuracy in Fast Transient (FT) mode and ±3% in Low Power (LP) mode. It features ultra-low quiescent current (40 µA in FT mode, 3.5 µA in LP mode), 300 mV dropout at 200 mA load, and 75 dB PSRR at 1 kHz - optimized for portable battery-powered systems requiring dynamic power-state management.
For engineers reviewing the NCP584HSN12T1G datasheet, pinout, applications, or equivalent options, key selection considerations include tri-mode operation (CE/FT/LP), SOT23−5 package constraints, ECO pin logic mapping (Vin = FT, GND = LP), and trade-offs between transient response speed and quiescent current across operating modes.
Technical Context
The NCP584HSN12T1G implements a CMOS-based LDO architecture with three configurable operational states: Chip Enable (CE), Fast Transient (FT), and Low Power (LP). Mode selection is controlled exclusively via the ECO pin voltage level relative to Vin or GND - no internal state machine or digital interface is involved.
Its regulation loop maintains 1.2 V output across input voltages from 1.4 V to 6.0 V, with line regulation of 0.05%/V (FT) or 0.10%/V (LP), and load regulation of 20 mV (FT, 1–200 mA) or 10 mV (LP, 1–100 mA). Fold-back current limiting and thermal shutdown provide fault protection without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 1.2 V nominal, ±2% tolerance in FT mode, ±3% in LP mode - ensures stable core voltage for 1.2 V logic rails under varying load and temperature. |
| Max Output Current | 200 mA - supports moderate-power microcontrollers, sensors, or RF front-ends without thermal derating at ambient ≤85°C. |
| Dropout Voltage | 300 mV at 200 mA (FT mode) - enables operation from single-cell Li-ion (3.0 V min) or two-cell alkaline (2.4 V min) with headroom for regulation. |
| Quiescent Current | 40 µA in FT mode, 3.5 µA in LP mode - extends battery life in always-on sensor nodes or standby subsystems where wake-up latency must be balanced against current draw. |
| PSRR | 75 dB at 1 kHz - suppresses switching noise from DC-DC converters upstream, critical for noise-sensitive analog or RF circuitry powered from shared rails. |
| Operating Temp | −40°C to +85°C ambient - qualified for industrial and consumer portable equipment environments without derating. |
| Input Voltage Range | 1.4 V to 6.5 V - accommodates wide-input sources including USB, boost converters, or multi-cell batteries. |
Pinout & Package
SOT23−5 package (Case 1212), 2.8 mm × 2.5 mm footprint, 1.0–1.3 mm height, Pb-free, RoHS-compliant. Pin 1 marked with dot; pin 1 = Vin, pin 2 = GND, pin 3 = CE, pin 4 = ECO, pin 5 = Vout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - Vin | Power input supply | Accepts 1.4–6.5 V; requires ≥1.0 µF tantalum or ceramic decoupling capacitor placed adjacent to pin. |
| 2 - GND | Power ground reference | Low-impedance return path for input/output currents; must connect directly to PCB ground plane with minimal trace length. |
| 3 - CE | Chip enable control | Active-high enable (per HSN suffix); drives regulator into shutdown when pulled low (<0.3 V), reducing current to 0.1 µA. |
| 4 - ECO | Mode selection input | Drives FT mode when tied to Vin, LP mode when tied to GND; no pull-up/down required - direct connection only. |
| 5 - Vout | Regulated output | Delivers 1.2 V ±2% (FT) or ±3% (LP); requires ≥2.2 µF low-ESR tantalum or ceramic capacitor (with ~1 Ω series resistor if ceramic). |
Key Features
| Feature | Design Value |
|---|---|
| Tri-mode operation (CE/FT/LP) | Enables system-level power optimization: CE for on/off control, FT for performance-critical active periods, LP for extended sleep intervals. |
| Ultra-low IQ in LP mode | 3.5 µA at Vout ≤1.5 V - reduces battery drain by >90% vs. FT mode, enabling multi-year operation in coin-cell-powered IoT endpoints. |
| Low dropout at full load | 300 mV @ 200 mA - preserves usable battery capacity down to 1.5 V input while sustaining 1.2 V output for brownout-resilient designs. |
| High PSRR at audio frequencies | 75 dB @ 1 kHz - mitigates ripple from switch-mode power supplies feeding mixed-signal SoCs without additional filtering stages. |
| Fold-back current limit | 50 mA short-circuit current - prevents thermal runaway during output faults while allowing safe auto-recovery after overload removal. |
Applications
| Portable Medical Sensors | Wearable Fitness Trackers |
|---|---|
|
Use Scenario: Continuous glucose monitor (CGM) with Bluetooth LE radio and ultra-low-power MCU sampling every 5 minutes. IC Role / Device Role / Timing Role: Primary 1.2 V supply for MCU core and analog front-end, dynamically switching between FT mode during active measurement and LP mode during sleep. Use Value: Enables 3+ month battery life on CR2032 by reducing average IQ from 40 µA to 3.5 µA during 99.8% of operational time. |
Use Scenario: Optical heart-rate sensor in wrist-worn device with motion-triggered sampling and daily sync to smartphone. IC Role / Device Role / Timing Role: Stable 1.2 V rail for photodiode amplifier and ADC, rejecting noise from display backlight switching and RF bursts. Use Value: 75 dB PSRR eliminates need for separate LDO filtering stage, reducing BOM count and PCB area by 15%. |
| Industrial Handheld Scanners | Smart Home Motion Detectors |
|
Use Scenario: Barcode scanner with laser diode driver, imager, and BLE module operating from 2×AA batteries. IC Role / Device Role / Timing Role: Main 1.2 V supply enabling fast wake-up from deep sleep (<10 µs CE response) to capture barcode scan events. Use Value: 300 mV dropout allows reliable operation down to 2.4 V battery voltage, extending usable battery life by 22% vs. legacy 3.3 V LDOs. |
Use Scenario: PIR-based occupancy sensor with sub-µA sleep current and periodic wake-up for environmental sensing. IC Role / Device Role / Timing Role: Always-on 1.2 V supply for PIR signal conditioning and ultra-low-power timer, maintaining LP mode until motion event triggers FT transition. Use Value: 3.5 µA IQ in LP mode meets <5 µA system sleep target, enabling 5-year battery life on AA cells. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1700T-1202E/TT | Fixed 1.2 V, 250 mA, 6 µA IQ, no tri-mode - single low-power mode only. | Lacks ECO-driven FT/LP switching; suitable only for static low-IQ use cases without transient performance requirements. | Select when system never requires fast load-step response and prioritizes lowest possible quiescent current over dynamic mode flexibility. |
| TLC7701QDR | 1.2 V, 150 mA, 17 µA IQ, integrated reset function, no ECO pin or tri-mode capability. | Includes power-on reset (POR) but lacks LP/FT mode selection; limited to simpler supervisory applications. | Choose when system-level reset signaling is required and output current demand stays below 150 mA with moderate PSRR needs. |
Compared with MCP1700T-1202E/TT and TLC7701QDR, the NCP584HSN12T1G uniquely delivers programmable trade-offs between transient response speed and quiescent current via hardware-selectable modes - enabling adaptive power management unattainable with fixed-mode alternatives.
Availability
NCP584HSN12T1G is available at Aetrix Electronics and suitable for portable medical sensors, wearable fitness trackers, industrial handheld scanners, and smart home motion detectors requiring stable component supply with guaranteed long-term manufacturability and Pb-free compliance.
Supply support for NCP584HSN12T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, with leadership in power management, analog, and sensor technologies for automotive, industrial, and portable markets.
The NCP584HSN12T1G belongs to the NCP584 series of tri-mode LDO regulators designed specifically for battery-powered portable equipment needing dynamic power-state adaptation without software intervention or external mode-control logic.
FAQ
What is the correct ECO pin configuration for Fast Transient mode on the NCP584HSN12T1G?
The NCP584HSN12T1G enters Fast Transient (FT) mode when the ECO pin is connected directly to Vin - not through a resistor or voltage divider. This configuration enables 40 µA quiescent current and 20 mV load regulation across 1–200 mA. Pulling ECO to GND instead selects Low Power mode. The NCP584HSN12T1G does not support intermediate or floating ECO voltages.
Can the NCP584HSN12T1G operate with a 1.0 µF ceramic output capacitor?
No - the NCP584HSN12T1G requires ≥2.2 µF output capacitance for stability in both FT and LP modes. If using a ceramic capacitor, a 1 Ω resistor must be placed in series with it to ensure phase margin; tantalum capacitors ≥2.2 µF may be used directly. Using only 1.0 µF risks oscillation, especially under load transients, as confirmed by Figures 32–34 in the NCP584HSN12T1G datasheet.
What is the maximum input voltage the NCP584HSN12T1G can tolerate during shutdown?
The NCP584HSN12T1G supports up to 6.5 V on the Vin pin under all conditions, including shutdown. However, the CE pin voltage rating is −0.3 V to Vin +0.3 V, so applying 6.5 V to Vin while CE is held at 0 V remains within specification. The shutdown current remains ≤1.0 µA per datasheet Table 3, ensuring minimal leakage during off-state battery preservation.
How does load regulation differ between FT and LP modes for the NCP584HSN12T1G?
In Fast Transient (FT) mode, the NCP584HSN12T1G exhibits 20 mV load regulation across 1–200 mA output current. In Low Power (LP) mode, load regulation degrades to 10 mV but only across 1–100 mA - exceeding 100 mA in LP mode violates recommended operating conditions and may cause output droop or instability. This reflects the intentional design trade-off: FT mode prioritizes dynamic performance, LP mode prioritizes ultra-low IQ.
Is the NCP584HSN12T1G pin-compatible with other devices in the NCP584 family?
Yes - all NCP584 variants, including NCP584HSN09T1G, NCP584HSN15T1G, and NCP584LSN12T1G, share identical SOT23−5 pinout (Vin, GND, CE, ECO, Vout) and mechanical footprint. Voltage variants differ only in internal feedback network; active-high (HSN) and active-low (LSN) versions differ solely in CE polarity logic - requiring corresponding schematic updates but no PCB redesign.
NCP584HSN12T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 1.2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.5V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 70 µA
- Current - Supply (Max):
- -
- PSRR:
- -
- Control Features:
- Enable
- Protection Features:
- Over Current
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
NCP584HSN12T1G FAQ
1.How can I place an order for NCP584HSN12T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP584HSN12T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP584HSN12T1G reliable?
The price and inventory of NCP584HSN12T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP584HSN12T1G is usually 5 days.
3.What payment methods are accepted for NCP584HSN12T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP584HSN12T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP584HSN12T1G?
NCP584HSN12T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP584HSN12T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP584HSN12T1G?
For technical support, including NCP584HSN12T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP584HSN12T1G requirements.
6.How does Aetrix verify that NCP584HSN12T1G is sourced from the original manufacturer or authorized distributors?
All NCP584HSN12T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP584HSN12T1G meets industry standards.
7.What is the process for return or replacement of NCP584HSN12T1G?
All NCP584HSN12T1G units undergo pre-shipment inspection (PSI). If there is an issue with NCP584HSN12T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP584HSN12T1G part is unused and in its original packaging.
Return procedure for NCP584HSN12T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP584HSN12T1G Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
