onsemi NCP584HSN31T1G
- Part No.:
- NCP584HSN31T1G
- Manufacturer:
- onsemi
- Package:
- SC-74A, SOT-753
- Datasheet:
-
NCP584HSN31T1G.pdf
- Description:
- IC REG LINEAR 3.1V 200MA SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:2,895
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP584HSN31T1G from onsemi is a tri-mode 200 mA CMOS low-dropout (LDO) regulator with enable and ECO pin for mode selection, delivering a precise 3.1 V output voltage in SOT23−5 package. It supports Chip Enable (CE), Fast Transient (FT), and Low Power (LP) modes, features 400 mV dropout at 200 mA (for 0.9 V variant; 3.1 V variant achieves ≤100 mV), ±2% output accuracy, and 75 dB PSRR at 1 kHz - used in portable battery-powered systems requiring stable low-noise supply for microcontrollers or sensors.
For engineers reviewing the NCP584HSN31T1G datasheet, pinout, applications, or equivalent options, key selection criteria include output voltage tolerance (±2%), ultra-low quiescent current (40 µA FT / 3.5 µA LP), shutdown current (0.1 µA), dropout performance across load/temperature, and ECO-pin-controlled tri-mode operation for dynamic power optimization.
Technical Context
The NCP584HSN31T1G implements a CMOS-based LDO architecture with internal bandgap reference, error amplifier, and pass transistor, supporting three distinct operating modes via the ECO pin: CE-only active mode, FT mode (optimized for transient response), and LP mode (optimized for quiescent current). Its feedback loop is internally compensated for stability with ≥2.2 µF ceramic or tantalum output capacitors.
Mode selection is determined by ECO pin voltage: VECO = Vin enables FT mode (40 µA Iq, 20 mV load regulation); VECO = GND enables LP mode (3.5 µA Iq, 10 mV load regulation, ±3% accuracy); CE pin controls on/off state independently. Input voltage range is 1.4–6.0 V, with absolute maximum Vin = 6.5 V and thermal shutdown protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 3.1 V nominal, ±2% accuracy (FT/LP modes), enabling reliable biasing of 3.3 V-tolerant logic or RF front-ends |
| Max Output Current | 200 mA continuous, supporting moderate-power MCU cores or sensor arrays without external boost |
| Dropout Voltage | ≤100 mV at 200 mA (typical for 3.1 V output), allowing operation from single-cell Li-ion (3.0–4.2 V) or 3.3 V rails with margin |
| Quiescent Current | 40 µA (FT mode), 3.5 µA (LP mode, Vout ≤1.5 V; note: 3.1 V uses LP-mode Iq ≈ 4.5–6.0 µA per datasheet Table 3) |
| PSRR | 75 dB at 1 kHz, suppressing switching noise from DC-DC converters upstream in mixed-power-supply systems |
| Line Regulation | 0.05%/V (FT mode), ensuring <±1.5 mV output shift over 1 V input variation - critical for precision analog sensing |
| Load Regulation | 20 mV (FT mode, 1–200 mA), limiting voltage sag during processor wake-up bursts |
| Shutdown Current | 0.1 µA max, preserving battery life in always-on standby applications like IoT edge nodes |
Pinout & Package
SOT23−5 package (Case 1212), 2.8 mm × 2.5 mm footprint, 1.0–1.3 mm height, Pb-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: Vin | Power input | Accepts 1.4–6.0 V DC; requires ≥1.0 µF input decoupling close to pin to suppress ripple and ensure stability |
| 2: GND | Ground reference | Common return path for input/output currents; must be low-impedance PCB plane connection |
| 3: CE | Chip enable (active-high) | Drives regulator ON/OFF; logic high ≥1.0 V (Vin) enables output; low ≤0.3 V disables with 0.1 µA shutdown current |
| 4: ECO | Mode control | FT mode when tied to Vin; LP mode when tied to GND; determines Iq, load regulation, and accuracy trade-offs |
| 5: Vout | Regulated output | Delivers stable 3.1 V ±2%; requires ≥2.2 µF output capacitor (low-ESR tantalum or ceramic + series resistor) |
Key Features
| Feature | Design Value |
|---|---|
| Tri-mode operation (CE/FT/LP) | Enables system-level power optimization: FT for active processing, LP for sleep, CE for full shutdown - no firmware rework needed |
| Ultra-low Iq in LP mode | 3.5 µA at Vout ≤1.5 V; for 3.1 V, datasheet specifies 4.5–6.0 µA - extends battery runtime in multi-year IoT deployments |
| Low dropout at full load | ≤100 mV @ 200 mA for 3.1 V output - allows use with aging batteries or tight input margins without brownout |
| High PSRR (75 dB @ 1 kHz) | Rejects noise from adjacent buck converters, enabling clean analog supply in compact mixed-signal PCBs |
| Foldback current limit | 50 mA short-circuit current limit protects device and source during output faults - eliminates need for external fuse |
| −40°C to +85°C operation | Rated for industrial ambient temperature range, supporting deployment in automotive cabins or outdoor sensors |
Applications
| Wearable Health Monitor | Industrial Sensor Node |
|---|---|
Use Scenario: Continuous ECG/PPG signal acquisition powered by coin cell or small Li-Po battery. IC Role / Device Role / Timing Role: Primary 3.1 V LDO supplying ADC, op-amps, and BLE SoC core domain. Use Value: LP mode (ECO = GND) reduces system sleep current to <1 µA total, enabling >2-year battery life; FT mode ensures fast wake-up stability. |
Use Scenario: Wireless temperature/humidity node in factory automation, harvesting energy or using AA batteries. IC Role / Device Role / Timing Role: Regulates 3.1 V rail for ultra-low-power MCU and digital sensor interface. Use Value: 3.5–6.0 µA Iq in LP mode minimizes quiescent drain; ±2% accuracy maintains sensor calibration integrity across temperature. |
| Portable Barcode Scanner | Smart Home Motion Detector |
Use Scenario: Handheld scanner with laser diode, imager, and Bluetooth LE, powered by 2×AA or Li-ion. IC Role / Device Role / Timing Role: Supplies 3.1 V to image sensor and decode processor during brief scan bursts. Use Value: FT mode (ECO = Vin) delivers 20 mV load regulation under 200 mA pulse loads, preventing decode errors during imaging. |
Use Scenario: Battery-operated PIR-based occupancy sensor with wake-on-motion and periodic BLE reporting. IC Role / Device Role / Timing Role: Powers MCU and radio in deep-sleep (LP mode) and active transmit (FT mode) phases. Use Value: Seamless ECO-pin switching between modes eliminates software overhead; 0.1 µA shutdown current prevents leakage drain during storage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1700T-3102E/TT | Fixed 3.1 V, 250 mA, 6 µA Iq (no tri-mode), 170 mV dropout @ 250 mA | Lacks ECO-controlled mode switching; simpler enable-only control | Choose when design requires lowest possible BOM count and only basic ON/OFF control - no dynamic Iq/load-regulation trade-off needed |
| Torex XC6206P312MR-G | Fixed 3.1 V, 250 mA, 1 µA Iq (no tri-mode), 300 mV dropout @ 100 mA | Ultra-low Iq but higher dropout; no FT/LP selection - single optimized point | Prefer for extreme battery life where transient response is secondary and input headroom ≥400 mV is guaranteed |
Compared with MCP1700T-3102E/TT and XC6206P312MR-G, the NCP584HSN31T1G uniquely provides selectable FT/LP modes via ECO pin - enabling one hardware design to meet both high-performance and ultra-low-power requirements without layout change or firmware update.
Availability
NCP584HSN31T1G is available at Aetrix Electronics and suitable for portable instrumentation, battery-powered IoT edge nodes, and handheld consumer electronics requiring stable component supply with guaranteed long-term manufacturability and Pb-free compliance.
Supply support for NCP584HSN31T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power management, analog, sensor, and connectivity solutions for automotive, industrial, and cloud infrastructure markets.
The NCP584HSN31T1G belongs to onsemi's precision LDO regulator product line, designed specifically for battery-constrained portable applications demanding dynamic power-state optimization, high accuracy, and robust noise rejection.
FAQ
What is the maximum input voltage rating for the NCP584HSN31T1G?
The NCP584HSN31T1G has an absolute maximum input voltage (Vin) rating of 6.5 V. The recommended operating input range is 1.4 V to 6.0 V. Exceeding 6.5 V may cause permanent damage. For reliable operation with margin, keep Vin ≤6.0 V, especially at elevated temperatures where junction heating increases stress on the internal pass element.
How does the ECO pin affect the NCP584HSN31T1G's output voltage accuracy?
When the ECO pin is tied to GND, the NCP584HSN31T1G operates in Low Power (LP) mode, where output voltage accuracy degrades to ±3%. In Fast Transient (FT) mode (ECO = Vin), accuracy remains ±2%. This trade-off is intentional: LP mode prioritizes ultra-low Iq (≈4.5–6.0 µA for 3.1 V), while FT mode preserves full specification accuracy for active operation.
Can the NCP584HSN31T1G be used with ceramic output capacitors?
Yes, the NCP584HSN31T1G supports ceramic output capacitors, but requires a 1 Ω resistor in series with the capacitor to ensure stability - per onsemi Application Information section. Minimum ESR guidelines apply: ≥40 mΩ in LP mode; for FT mode, minimal ESR depends on output current and voltage (e.g., ~100 mΩ at 200 mA for 3.1 V). Always verify stability with actual board layout and load conditions.
What is the typical dropout voltage of the NCP584HSN31T1G at 200 mA load?
The typical dropout voltage of the NCP584HSN31T1G at 200 mA load is ≤100 mV for the 3.1 V output version, based on extrapolation from datasheet curves (Figures 20–22) and the trend that dropout decreases with higher Vout. At 25°C, this enables stable regulation down to Vin = 3.2 V - critical for single-cell Li-ion systems nearing end-of-discharge.
Does the NCP584HSN31T1G include thermal shutdown protection?
Yes, the NCP584HSN31T1G includes thermal shutdown protection with a maximum junction temperature (TJ(max)) of 125°C. When die temperature exceeds this threshold, the regulator disables output to prevent damage. Recovery occurs automatically once temperature falls below the hysteresis threshold (~15°C below trip point). This feature is inherent to the IC's design and requires no external components.
NCP584HSN31T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 3.1V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 70 µA
- Current - Supply (Max):
- -
- PSRR:
- -
- Control Features:
- Enable
- Protection Features:
- Over Current
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
NCP584HSN31T1G FAQ
1.How can I place an order for NCP584HSN31T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP584HSN31T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP584HSN31T1G reliable?
The price and inventory of NCP584HSN31T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP584HSN31T1G is usually 5 days.
3.What payment methods are accepted for NCP584HSN31T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP584HSN31T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP584HSN31T1G?
NCP584HSN31T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP584HSN31T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP584HSN31T1G?
For technical support, including NCP584HSN31T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP584HSN31T1G requirements.
6.How does Aetrix verify that NCP584HSN31T1G is sourced from the original manufacturer or authorized distributors?
All NCP584HSN31T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP584HSN31T1G meets industry standards.
7.What is the process for return or replacement of NCP584HSN31T1G?
All NCP584HSN31T1G units undergo pre-shipment inspection (PSI). If there is an issue with NCP584HSN31T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP584HSN31T1G part is unused and in its original packaging.
Return procedure for NCP584HSN31T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP584HSN31T1G Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

