My Inquiry
My Account
onsemi NCP585HSN09T1G
- Part No.:
- NCP585HSN09T1G
- Manufacturer:
- onsemi
- Package:
- SC-74A, SOT-753
- Datasheet:
-
NCP585HSN09T1G.pdf
- Description:
- IC REG LINEAR 0.9V 300MA SOT23-5
- Quantity:
- Payment:
- Shipping:
Inventory:1,100
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP585HSN09T1G from onsemi is a tri-mode 300 mA CMOS low-dropout regulator with enable, delivering fixed 0.9 V output in SOT23-5 package. It supports Chip Enable (CE), Fast Transient (FT), and Low Power (LP) modes via ECO pin, achieves 550 mV dropout at 300 mA, 2% output accuracy, and 70 dB PSRR at 1 kHz - optimized for portable battery-powered systems requiring ultra-low quiescent current and high ripple rejection.
For engineers reviewing the NCP585HSN09T1G datasheet, pinout, applications, or equivalent options, this page delivers verified technical context, mode-specific specifications, validated SOT23-5 pin mapping, real-world use cases in handheld instrumentation and camcorders, and two confirmed alternative parts with documented functional and application differences.
Technical Context
The NCP585HSN09T1G implements a CMOS-based LDO architecture with three user-selectable operating modes: CE mode (standard enable), FT mode (ECO = Vin, prioritizing transient response), and LP mode (ECO = GND, minimizing Iq to 3.5 µA). Its internal reference and error amplifier maintain tight regulation across input voltage (1.4–6.0 V) and load (1–300 mA).
Mode selection directly governs key performance trade-offs: FT mode delivers 15 mV load regulation and 0.01%/V line regulation but draws 80 µA Iq; LP mode sacrifices regulation (40 mV load, 0.05%/V line) to achieve ultra-low 3.5 µA Iq and eliminates instability regions across output capacitor ESR/load combinations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 0.9 V ±2% (FT mode), ±3% (LP mode) - ensures stable core voltage for low-power microcontrollers and sensors. |
| Max Output Current | 300 mA - sufficient for powering single-core MCUs, RF transceivers, or sensor signal chains without thermal derating in SOT23-5. |
| Dropout Voltage | 550 mV at 300 mA (FT mode, VOUT = 0.9 V) - enables operation from single-cell Li-ion (3.0 V min) down to ~1.45 V input. |
| Quiescent Current | 80 µA (FT mode), 3.5 µA (LP mode) - extends battery life in always-on monitoring or sleep-state applications. |
| PSRR | 70 dB at 1 kHz - suppresses switching noise from DC-DC converters feeding the LDO input. |
| Line Regulation | 0.01%/V (FT), 0.05%/V (LP) - maintains output stability during battery discharge or input rail fluctuations. |
| Load Regulation | 15 mV (FT), 40 mV (LP) - limits output deviation when load jumps from standby to active state. |
| Shutdown Current | 0.1 µA - enables true zero-power disable for long-term storage or emergency cutoff. |
Pinout & Package
HSON−6 and SOT23−5 packages are offered for the NCP585 series; NCP585HSN09T1G uses the SOT23−5 (Case 1212) package - a 5-pin surface-mount device with exposed pad not connected internally, footprint compatible with standard SOT-23 pick-and-place equipment.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - Vin | Power supply input | Accepts 1.4–6.5 V input; requires 1.0 µF ceramic decoupling to GND per layout guidelines. |
| 2 - GND | Power ground reference | Primary return path for load current and internal bias; must be low-impedance connection to PCB ground plane. |
| 3 - CE | Chip enable (active-high) | Drives regulator into shutdown (ISD = 0.1 µA) when pulled low; threshold VTHL = 0.3 V, VTHH = 1.0 V. |
| 4 - ECO | Mode selection control | Set to Vin for FT mode (fast response), GND for LP mode (ultra-low Iq); no pull-up/down required. |
| 5 - Vout | Regulated output | Delivers 0.9 V ±2%; requires 1.0 µF low-ESR output capacitor placed adjacent to pin per stability requirements. |
Key Features
| Feature | Design Value |
|---|---|
| Tri-mode operation | Single device supports CE (standard), FT (low-noise fast-response), and LP (battery-saver) modes - eliminates need for multiple BOM variants. |
| Fold-back protection | Current limit reduces output current during short-circuit to limit power dissipation and prevent thermal shutdown. |
| Low temperature drift | 100 ppm/°C output voltage drift - maintains accuracy across −40°C to +85°C ambient without external compensation. |
| High PSRR at 120 Hz | 75 dB ripple rejection at 120 Hz - effectively filters rectified AC noise in mixed-signal portable systems. |
| Pb-free packaging | SOT23-5 RoHS-compliant construction with SnAgCu lead finish - meets global environmental compliance requirements. |
Applications
| Portable Medical Sensors | Wearable Fitness Trackers |
|---|---|
Use Scenario: Continuous glucose monitor (CGM) with Bluetooth LE transmission and electrochemical sensor front-end. IC Role / Device Role / Timing Role: Primary 0.9 V supply for ultra-low-power MCU and analog sensor interface, dynamically switching between FT mode (during data burst) and LP mode (during 5-minute sampling intervals). Use Value: 3.5 µA LP-mode Iq extends coin-cell battery life beyond 6 months; 550 mV dropout allows operation down to 1.45 V input as battery discharges. |
Use Scenario: Optical heart-rate sensor module with photodiode array, ADC, and BLE SoC in wrist-worn enclosure. IC Role / Device Role / Timing Role: Clean 0.9 V rail for analog front-end and digital logic, using ECO pin to toggle between FT mode (during LED pulse activation) and LP mode (idle). Use Value: 70 dB PSRR at 1 kHz rejects switching noise from integrated DC-DC converter; 15 mV FT-mode load regulation prevents ADC reference shift during LED current surges. |
| Industrial Handheld Scanners | Smart Remote Controls |
Use Scenario: Rugged barcode scanner with laser diode driver, image sensor, and ARM Cortex-M4 processor. IC Role / Device Role / Timing Role: Secondary LDO supplying 0.9 V to processor core, enabled only during scan cycles via CE pin to minimize system standby current. Use Value: 0.1 µA shutdown current reduces total system quiescent draw to <1 µA; 300 mA output supports peak processor + laser loads without brownout. |
Use Scenario: IR/RF universal remote with touch interface, motion sensing, and multi-protocol wireless transceiver. IC Role / Device Role / Timing Role: Fixed 0.9 V supply for low-voltage logic and sensor interface, leveraging LP mode during button-idle state and FT mode during RF transmission bursts. Use Value: Mode-switching eliminates need for separate low-Iq and high-performance regulators; 100 ppm/°C drift ensures consistent touch sensitivity across operating temperature range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1804T-0902E/MB | Fixed 0.9 V, 150 mA max, 220 mV dropout at 150 mA, no tri-mode - only standard LDO operation. | Lacks ECO-controlled FT/LP modes; lower current rating limits use in higher-power sensor nodes. | Select when design requires simpler enable-only control and ≤150 mA load; not suitable for dynamic mode-switching or >150 mA peaks. |
| Torex XC6210B092MR-G | Fixed 0.9 V, 300 mA, 250 mV dropout at 300 mA, 1.0 µA Iq, no ECO pin - ultra-low Iq but no fast-transient option. | Optimized solely for lowest possible quiescent current; cannot improve transient response via pin control. | Select when battery life is absolute priority and load transients are infrequent/slow; avoid when fast load steps require <15 mV regulation. |
Compared with MCP1804T-0902E/MB and XC6210B092MR-G, the NCP585HSN09T1G uniquely provides field-selectable trade-offs between transient performance and quiescent current via its ECO pin - enabling one hardware design to serve both high-dynamic and ultra-low-power operational phases without component change.
Availability
NCP585HSN09T1G is available at Aetrix Electronics and suitable for portable medical sensors, wearable fitness trackers, industrial handheld scanners, and smart remote controls requiring stable component supply, long-term lifecycle support, and Pb-free compliance.
Supply support for NCP585HSN09T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The NCP585HSN09T1G belongs to onsemi's precision LDO regulator product line, designed specifically for battery-powered portable electronics where adaptive power efficiency, tight output tolerance, and robust transient response are critical.
FAQ
What is the maximum input voltage rating for the NCP585HSN09T1G?
The NCP585HSN09T1G has an absolute maximum input voltage (Vin) rating of 6.5 V. Operation above this level risks permanent damage. The recommended operating input range is 1.4 V to 6.0 V, ensuring proper regulation and thermal performance within the SOT23-5 package's 250 mW power dissipation limit.
How does the ECO pin affect the NCP585HSN09T1G's quiescent current and regulation performance?
When the ECO pin is tied to Vin, the NCP585HSN09T1G operates in Fast Transient (FT) mode with 80 µA quiescent current and 15 mV load regulation. When ECO is grounded, it enters Low Power (LP) mode with 3.5 µA Iq but relaxed 40 mV load regulation - enabling dynamic optimization of battery life versus output stability.
Can the NCP585HSN09T1G be used with ceramic output capacitors?
Yes, the NCP585HSN09T1G is stable with 1.0 µF ceramic output capacitors, as confirmed in the datasheet's Application Information section. Ceramic capacitors with low ESR improve transient response and reduce board area versus tantalum alternatives, and the device exhibits no unstable regions in LP mode across all load conditions.
What is the shutdown current specification for the NCP585HSN09T1G?
The NCP585HSN09T1G achieves a typical shutdown current of 0.1 µA when the CE pin is driven low. This ultra-low value minimizes battery drain during system sleep or storage, making it suitable for applications requiring multi-year shelf life or extended standby periods without maintenance.
Does the NCP585HSN09T1G include overcurrent or thermal protection?
Yes, the NCP585HSN09T1G incorporates fold-back current limiting that reduces output current during short-circuit events to prevent excessive power dissipation. While it does not feature explicit thermal shutdown, its 125°C maximum junction temperature and SOT23-5 thermal resistance (θJA ≈ 250°C/W) require appropriate PCB copper area for sustained 300 mA operation.
NCP585HSN09T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.9V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.78V @ 300mA
- Current - Output:
- 300mA
- Current - Quiescent (Iq):
- 90 µA
- Current - Supply (Max):
- 111 µA
- PSRR:
- 75dB ~ 65dB (120Hz ~ 10kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
NCP585HSN09T1G FAQ
1.How can I place an order for NCP585HSN09T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP585HSN09T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP585HSN09T1G reliable?
The price and inventory of NCP585HSN09T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP585HSN09T1G is usually 5 days.
3.What payment methods are accepted for NCP585HSN09T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP585HSN09T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP585HSN09T1G?
NCP585HSN09T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP585HSN09T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP585HSN09T1G?
For technical support, including NCP585HSN09T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP585HSN09T1G requirements.
6.How does Aetrix verify that NCP585HSN09T1G is sourced from the original manufacturer or authorized distributors?
All NCP585HSN09T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP585HSN09T1G meets industry standards.
7.What is the process for return or replacement of NCP585HSN09T1G?
All NCP585HSN09T1G units undergo pre-shipment inspection (PSI). If there is an issue with NCP585HSN09T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP585HSN09T1G part is unused and in its original packaging.
Return procedure for NCP585HSN09T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP585HSN09T1G Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
