My Inquiry
My Account
onsemi NCP585LSN18T1G
- Part No.:
- NCP585LSN18T1G
- Manufacturer:
- onsemi
- Package:
- SC-74A, SOT-753
- Datasheet:
-
NCP585LSN18T1G.pdf
- Description:
- IC REG LINEAR 1.8V 300MA SOT23-5
- Quantity:
- Payment:
- Shipping:
Inventory:4,639
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP585LSN18T1G from onsemi is a tri-mode 300 mA CMOS low-dropout regulator with enable, delivering a fixed 1.8 V output. It operates in Chip Enable (CE), Fast Transient (FT), and Low Power (LP) modes via the ECO pin, features 310 mV dropout at 300 mA (FT mode), ±2% output voltage accuracy (FT), and ultra-low 3.5 µA quiescent current (LP mode). It targets portable battery-powered systems requiring stable low-voltage rail generation under dynamic load conditions.
For engineers reviewing the NCP585LSN18T1G datasheet, pinout, applications, or equivalent options, this page provides verified technical context, validated pin functions, real-world application mappings, and confirmed alternative parts for portable power management design.
Technical Context
The NCP585LSN18T1G implements an active-low CE control architecture with dual-mode ECO pin functionality: connecting ECO to Vin enables Fast Transient mode (80 µA Iq, 40 mV load regulation), while grounding ECO selects Low Power mode (3.5 µA Iq, 15 mV load regulation). Its internal fold-back protection and auto-discharge capability (in active-high variants) are not present in this active-low version.
It supports input voltages from 1.4 V to 6.0 V, maintains 70 dB PSRR at 1 kHz, and exhibits 100 ppm/°C output voltage temperature drift. The device requires a minimum 1.0 µF ceramic output capacitor and is optimized for stability across 1–100 µF ESR ranges in FT mode, with no instability region in LP mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.8 V ±2% (FT mode), ±3% (LP mode) - ensures precise core logic supply for 1.8 V microcontrollers and memory interfaces. |
| Max Output Current | 300 mA - sufficient to power SoCs, sensors, and RF transceivers in handheld instrumentation. |
| Dropout Voltage | 310 mV at 300 mA (FT mode, Vout = 1.8 V) - enables operation from single-cell Li-ion (3.0 V min) or two-cell alkaline (3.2 V min) with margin. |
| Quiescent Current | 3.5 µA (LP mode), 80 µA (FT mode) - extends battery life in always-on sensor nodes and standby subsystems. |
| PSRR | 70 dB at 1 kHz - suppresses switching noise from DC-DC converters feeding the LDO input. |
| Line Regulation | 0.01%/V (FT), 0.05%/V (LP) - minimizes output variation during battery discharge or input ripple. |
| Operating Temp | −40°C to +85°C - qualified for industrial and extended-temperature portable equipment environments. |
Pinout & Package
SOT23−5 package (Case 1212), 2.8 mm × 2.5 mm footprint, 1.3 mm height, Pb-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - Vin | Power input | Accepts 1.4–6.0 V input; requires 1.0 µF ceramic decoupling to GND per layout guidelines. |
| 2 - GND | Ground reference | Primary return path for input/output currents; must be low-impedance PCB plane connection. |
| 3 - CE | Active-low chip enable | Pull low to enable regulator; high-Z or >1.0 V disables output and reduces shutdown current to 0.1 µA. |
| 4 - ECO | Mode selection | Connect to Vin for FT mode (fast response); ground for LP mode (ultra-low Iq); defines operating mode independent of CE state. |
| 5 - Vout | Regulated output | Delivers 1.8 V ±2% (FT) / ±3% (LP); requires 1.0 µF low-ESR ceramic capacitor placed adjacent to pin. |
Key Features
| Feature | Design Value |
|---|---|
| Tri-mode operation | Enables dynamic trade-off between transient response (FT), quiescent power (LP), and full disable (CE), supporting adaptive power states in portable firmware. |
| Low dropout voltage | 310 mV at 300 mA (1.8 V output) allows ≥2.1 V input headroom - critical for maintaining regulation as Li-ion discharges from 4.2 V to 3.0 V. |
| High PSRR | 70 dB at 1 kHz suppresses noise from upstream switching regulators, reducing need for additional filtering in compact layouts. |
| Ultra-low shutdown current | 0.1 µA ensures negligible battery drain during deep sleep - essential for multi-year battery life in IoT edge sensors. |
| Thermal stability | 100 ppm/°C output drift maintains voltage accuracy across −40°C to +85°C ambient, avoiding calibration drift in field-deployed instruments. |
Applications
| Hand-Held Instrumentation | Camcorders and Cameras |
|---|---|
Use Scenario: Portable multimeters and thermal imagers powered by two AA/AAA cells or single Li-ion battery. IC Role / Device Role / Timing Role: Primary 1.8 V supply for microcontroller, ADC, and display driver ICs. Use Value: Tri-mode operation extends battery runtime in measurement mode (LP) and enables fast wake-up (FT) without compromising accuracy. |
Use Scenario: Compact camcorders requiring stable low-noise power for image sensor and video processor cores. IC Role / Device Role / Timing Role: Clean 1.8 V rail for CMOS image sensor digital interface and ISP logic blocks. Use Value: 70 dB PSRR at 1 kHz prevents switching noise from DC-DC converters from corrupting analog pixel data paths. |
| Portable Medical Sensors | Wearable Health Monitors |
Use Scenario: Battery-powered pulse oximeters and glucose meters operating in clinical and home settings. IC Role / Device Role / Timing Role: Regulated 1.8 V source for optical sensor front-end and BLE radio SoC. Use Value: 3.5 µA LP mode Iq enables multi-week operation on coin-cell batteries during intermittent sensing cycles. |
Use Scenario: Fitness trackers with continuous heart-rate monitoring and Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Core voltage regulator for ARM Cortex-M0+ MCU and optical PPG sensor ASIC. Use Value: 300 mA output capacity supports simultaneous sensor sampling and wireless transmission bursts without brownout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1801T-1802E/MB | Fixed 1.8 V, 150 mA max, 190 mV dropout at 150 mA, 3.5 µA Iq (all modes), no tri-mode ECO pin. | Lacks dynamic mode switching; suited only for static ultra-low-power use cases. | Select when system firmware does not require runtime trade-offs between speed and quiescent current. |
| Torex XC6219B182MR-G | Fixed 1.8 V, 300 mA, 250 mV dropout at 300 mA, 1.0 µA Iq (shutdown), no ECO pin, only enable/disable control. | No LP/FT mode distinction; lower dropout but no configurable transient response optimization. | Choose when minimal dropout is prioritized over adaptive power-state control in space-constrained designs. |
Compared with MCP1801T-1802E/MB and XC6219B182MR-G, the NCP585LSN18T1G uniquely delivers runtime-selectable performance modes via ECO, enabling firmware-driven optimization of efficiency versus response time - a capability absent in both alternatives.
Availability
NCP585LSN18T1G is available at Aetrix Electronics and suitable for hand-held instrumentation, portable medical sensors, wearable health monitors, and camcorders requiring stable component supply with guaranteed long-term availability.
Supply support for NCP585LSN18T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, with leadership in power management, analog, and sensor technologies.
The NCP585 series belongs to onsemi's precision low-dropout regulator product line, designed specifically for battery-powered portable equipment demanding high accuracy, ultra-low quiescent current, and dynamic power-state adaptability.
FAQ
What is the maximum input voltage rating for the NCP585LSN18T1G?
The NCP585LSN18T1G has an absolute maximum input voltage (Vin) rating of 6.5 V. However, the recommended operating input range is 1.4 V to 6.0 V per electrical characteristics testing conditions. Exceeding 6.5 V risks permanent damage, and operation below 1.4 V may prevent regulation at 1.8 V output due to dropout constraints. Always maintain ≥310 mV headroom above 1.8 V for full 300 mA load capability in FT mode.
How does the ECO pin affect the NCP585LSN18T1G's quiescent current and regulation performance?
The ECO pin directly selects between Fast Transient (ECO = Vin) and Low Power (ECO = GND) modes. In FT mode, NCP585LSN18T1G draws 80 µA Iq and achieves 40 mV load regulation; in LP mode, it draws just 3.5 µA Iq but degrades load regulation to 15 mV. This trade-off is hardware-configurable and independent of CE state, enabling firmware to optimize for either responsiveness or battery longevity.
Is the NCP585LSN18T1G pin-compatible with other variants in the NCP585 family?
Yes - all SOT23−5 packaged NCP585 variants (e.g., NCP585HSN18T1G, NCP585LSN12T1G) share identical pinout: Pin 1 = Vin, Pin 2 = GND, Pin 3 = CE, Pin 4 = ECO, Pin 5 = Vout. This allows direct substitution within the same package footprint when only output voltage or enable polarity differs, provided external circuitry (e.g., pull-up/down on CE/ECO) matches the variant's logic requirements.
What output capacitor is required for stable operation of the NCP585LSN18T1G?
The NCP585LSN18T1G requires a minimum 1.0 µF ceramic capacitor on the Vout pin, placed as close as possible to the device with short traces. Stability is maintained across ESR ranges from 0.01 Ω to 100 kΩ depending on load current and mode - no unstable regions exist in LP mode, while FT mode has defined stable zones per Figure 32–35. Tantalum capacitors are acceptable but must meet ESR limits specified in the datasheet.
Does the NCP585LSN18T1G include reverse-current protection or auto-discharge functionality?
No - the NCP585LSN18T1G (active-low CE variant) does not integrate reverse-current protection or auto-discharge circuitry. Unlike active-high variants such as NCP585DSN18T1G, which include an internal N-channel MOSFET for output discharge when disabled, the NCP585LSN18T1G relies on external circuitry if rapid Vout discharge is required after shutdown. Its primary protection features are fold-back current limiting and thermal shutdown.
NCP585LSN18T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.48V @ 300mA
- Current - Output:
- 300mA
- Current - Quiescent (Iq):
- 90 µA
- Current - Supply (Max):
- 111 µA
- PSRR:
- -
- Control Features:
- Enable
- Protection Features:
- Over Current
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
NCP585LSN18T1G FAQ
1.How can I place an order for NCP585LSN18T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP585LSN18T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP585LSN18T1G reliable?
The price and inventory of NCP585LSN18T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP585LSN18T1G is usually 5 days.
3.What payment methods are accepted for NCP585LSN18T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP585LSN18T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP585LSN18T1G?
NCP585LSN18T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP585LSN18T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP585LSN18T1G?
For technical support, including NCP585LSN18T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP585LSN18T1G requirements.
6.How does Aetrix verify that NCP585LSN18T1G is sourced from the original manufacturer or authorized distributors?
All NCP585LSN18T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP585LSN18T1G meets industry standards.
7.What is the process for return or replacement of NCP585LSN18T1G?
All NCP585LSN18T1G units undergo pre-shipment inspection (PSI). If there is an issue with NCP585LSN18T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP585LSN18T1G part is unused and in its original packaging.
Return procedure for NCP585LSN18T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP585LSN18T1G Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
