My Inquiry
My Account
onsemi NCP590MNOATAG
- Part No.:
- NCP590MNOATAG
- Manufacturer:
- onsemi
- Package:
- 8-VFDFN Exposed Pad
- Datasheet:
-
NCP590MNOATAG.pdf
- Description:
- IC REG LINEAR 1.5V/2.4V 8DFN
- Quantity:
- Payment:
- Shipping:
Inventory:48,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP590MNOATAG from onsemi is a dual-output, ultra-low-dropout CMOS LDO regulator in a 2×2 mm DFN8 package, delivering up to 300 mA per output at fixed voltages of 1.5 V (VOUT1) and 2.4 V (VOUT2), with ±0.9% accuracy at 100 mA/25°C and dropout as low as 52 mV typ. It supports battery-powered portable electronics requiring tight voltage regulation and fast transient response.
For engineers reviewing the NCP590MNOATAG datasheet, pinout, applications, or equivalent options, key selection criteria include independent enable control (EN1/EN2), active output discharge, UVLO (1.9–2.1 V), thermal shutdown (155°C), and stability with 1.0 µF MLCC output capacitors - all critical for multi-rail microprocessor and DSP power sequencing.
Technical Context
The NCP590MNOATAG integrates two independent PMOS-based LDO regulators with precision trimmed references, dedicated error amplifiers, and saturation-sense circuitry to maintain regulation under low VIN conditions. Each channel features separate enable inputs (EN1/EN2) with 0.95 V logic threshold and sub-1 V compatibility.
It employs internally compensated architecture enabling stable operation with any capacitor type (including zero-ESR MLCCs) and no minimum load requirement. Protection includes per-channel current limiting (750 mA typ), thermal shutdown with 15°C hysteresis, and input UVLO with 0.1 V hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltages | 1.5 V (VOUT1) and 2.4 V (VOUT2) - fixed, factory-trimmed outputs for dual-rail SoC/DSP core & I/O supply separation |
| Voltage Accuracy | ±0.9% max at 100 mA/25°C - ensures reliable logic-level compliance for 1.5 V core and 2.4 V interface rails |
| Dropout Voltage | 52 mV typ @ 100 mA - enables >98% efficiency at light-to-moderate loads with minimal headroom (e.g., 2.5 V IN → 2.4 V OUT) |
| Quiescent Current | 80–125 µA (one regulator ON) - extends battery life in always-on subsystems like audio codecs or sensor interfaces |
| Enable Threshold | VIH = 0.95 V, VIL = 0.4 V - supports direct interfacing with sub-1 V GPIOs (e.g., ARM Cortex-M deep-sleep controllers) |
| PSRR | 60 dB @ 120 Hz (0.8 V out), 40 dB @ 1 kHz (2.8 V out) - suppresses switching noise from adjacent DC-DC converters |
| Thermal Shutdown | 155°C activation with hysteresis - prevents permanent damage during sustained overload or poor PCB heat spreading |
Pinout & Package
Package: 2×2 mm DFN8 (Case 506AA), thermally enhanced with exposed ground pad (PAD). Requires solder connection of thermal pad to PCB ground plane for optimal thermal performance (θJA = 158°C/W on 1 oz Cu, 207 mm²).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Vin) | Input supply rail | Bypass directly at IC with ≥1 µF ceramic capacitor to GND; supports 2.1–5.5 V input range |
| 2 (EN1) | Enable for VOUT1 | Active-high logic input; ≥0.95 V enables 1.5 V output; compatible with 0.8–5.5 V control sources |
| 3 (EN2) | Enable for VOUT2 | Independent active-high enable for 2.4 V output; allows staggered power-up/down sequencing |
| 4,5 (NC) | No-connect terminals | Unbonded pins - must remain unconnected per datasheet; no internal function or routing |
| 6 (GND) | Power ground reference | Main signal ground return; connects to thermal pad (PAD) for thermal and electrical integrity |
| 7 (VOUT2) | 2.4 V regulated output | Delivers up to 300 mA; bypass with 0.7–4.7 µF capacitor (any ESR); supports active discharge when disabled |
| 8 (VOUT1) | 1.5 V regulated output | Delivers up to 300 mA; identical bypass requirements as VOUT2; independent regulation and protection |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable controls | EN1/EN2 allow precise sequencing of 1.5 V and 2.4 V rails - essential for FPGA configuration, multi-core SoCs, or memory initialization |
| Active output discharge | Internal pull-down transistors rapidly discharge both outputs upon disable - prevents floating rails and ensures clean reset behavior |
| Stability with zero-load & any capacitor | Operates stably with 0 mA load and 1.0 µF MLCC (no ESR requirement) - eliminates need for bulk electrolytics in space-constrained designs |
| Ultra-low noise without bypass cap | 20 µVRMS (10 Hz–100 kHz) at 0.8 V output - suitable for noise-sensitive analog circuits (e.g., ADC references, RF bias rails) |
| Input UVLO with hysteresis | UVLO activates at 1.9–2.1 V with 0.1 V hysteresis - prevents erratic startup during brown-out and ensures clean power-on reset |
Applications
| Smartphone Baseband Power | Digital Camera Sensor Bias |
|---|---|
|
Use Scenario: Dual-rail power for baseband processor (1.5 V core) and RF transceiver interface (2.4 V I/O) in LTE handsets. IC Role / Device Role / Timing Role: Primary dual-LDO supplying tightly regulated, sequenced voltages with independent enable control and fast transient response. Use Value: Enables simultaneous core/I/O operation while minimizing board area and eliminating external sequencing ICs - critical for thin form factors. |
Use Scenario: Low-noise bias for CMOS image sensor analog front-end and digital interface in compact digital cameras. IC Role / Device Role / Timing Role: Provides ultra-low-noise 1.5 V analog rail and stable 2.4 V digital rail with active discharge during sleep mode. Use Value: Reduces image sensor fixed-pattern noise and ensures glitch-free wake-up from standby via independent EN1/EN2 control. |
| Portable Audio Codec Supply | DSL Modem PHY Interface |
|
Use Scenario: Powering audio codec IC requiring isolated 1.5 V analog and 2.4 V digital supplies with minimal PSRR-coupled crosstalk. IC Role / Device Role / Timing Role: Dual-output LDO delivering independent, low-PSRR rails with cross-channel rejection >40 dB above 100 Hz. Use Value: Prevents digital switching noise from modulating analog audio paths - measurable improvement in THD+N performance. |
Use Scenario: Regulating PHY layer supply rails (1.5 V analog front-end, 2.4 V digital interface) in DSL/Cable modem line cards. IC Role / Device Role / Timing Role: High-accuracy, thermally robust dual-LDO supporting extended temperature operation (-40°C to +85°C). Use Value: Maintains voltage compliance across wide ambient ranges and load transients - reduces field failure rates in carrier-grade equipment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6223D152MR-G | Single-output, 1.5 V only; 200 mA max; 300 mV dropout @ 100 mA; no EN2 or VOUT2 | Lacks second output - requires additional regulator for 2.4 V rail; increases BOM count and layout complexity | Select only if 2.4 V rail is supplied elsewhere; not a functional substitute for dual-rail operation. |
| Diodes Inc. AP7362-1524W5-7 | Dual-output (1.5/2.4 V), 300 mA/channel, but uses SOT-25 package (larger footprint, higher θJA = 250°C/W) | Requires PCB redesign due to 2.9×2.8 mm SOT-25 vs. 2×2 mm DFN8; less suitable for ultra-compact modules | Choose when thermal constraints permit larger package or legacy SMT lines lack DFN8 capability. |
Compared with NCP590MNOATAG, the XC6223D152MR-G omits dual-rail functionality entirely, while the AP7362-1524W5-7 matches electrical specs but sacrifices space efficiency and thermal performance - making NCP590MNOATAG the optimal choice for miniaturized, thermally demanding dual-rail systems.
Availability
NCP590MNOATAG is available at Aetrix Electronics and suitable for smartphone baseband power, portable camera sensor bias, portable audio codec supply, DSL modem PHY interface, and networking system auxiliary rails requiring stable component supply across industrial and consumer production volumes.
Supply support for NCP590MNOATAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, and sensor solutions for automotive, industrial, and consumer markets.
The NCP590MNOATAG belongs to onsemi's high-precision dual-LDO product line, engineered specifically for space-constrained, battery-operated portable electronics requiring independent, sequenced, and ultra-stable dual-rail power delivery.
FAQ
What are the exact output voltages of the NCP590MNOATAG?
The NCP590MNOATAG delivers precisely 1.5 V on VOUT1 and 2.4 V on VOUT2 - factory-trimmed fixed outputs confirmed in the Ordering Information table (page 10) and validated by electrical test limits across -40°C to +85°C. These values are not adjustable and do not require external feedback resistors.
Does the NCP590MNOATAG support independent enable control for each output?
Yes, the NCP590MNOATAG provides fully independent enable inputs: EN1 controls VOUT1 (1.5 V) and EN2 controls VOUT2 (2.4 V), each with a 0.95 V logic-high threshold and 0.4 V logic-low threshold. This allows flexible power sequencing - for example, enabling the 1.5 V core before the 2.4 V I/O rail - without external logic.
What is the minimum output capacitance required for stability with the NCP590MNOATAG?
The NCP590MNOATAG is stable with output capacitance ranging from 0.7 µF to 4.7 µF and any ESR value, including zero-ESR MLCCs. A 1.0 µF ceramic capacitor is recommended per output (COUT1/COUT2) and is sufficient for full-load stability, transient response, and start-up delay - no bulk electrolytic capacitor is needed.
Can the NCP590MNOATAG operate from a 2.1 V input supply?
Yes, the NCP590MNOATAG has a minimum input voltage of 2.1 V (per Absolute Maximum Ratings and Electrical Characteristics tables), which supports operation from single-cell Li-ion (2.7–4.2 V) or LiFePO₄ (2.0–3.6 V) batteries. At 2.1 V input, it can sustain 1.5 V output with ~600 mV dropout margin - well within its 165 mV max dropout at 300 mA.
Is thermal pad connection mandatory for the NCP590MNOATAG DFN8 package?
Yes, the exposed thermal pad (PAD) must be soldered to a PCB ground plane to achieve rated thermal performance. The datasheet specifies θJA = 158°C/W only when the pad is connected to 207 mm² of 1 oz copper; floating the pad degrades thermal resistance by >100°C/W and risks thermal shutdown under 300 mA load.
NCP590MNOATAG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-VFDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.5V, 2.4V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -, 0.225V @ 300mA
- Current - Output:
- 300mA, 300mA
- Current - Quiescent (Iq):
- 125 µA
- Current - Supply (Max):
- 250 µA
- PSRR:
- -
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DFN (2x2)
NCP590MNOATAG FAQ
1.How can I place an order for NCP590MNOATAG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP590MNOATAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP590MNOATAG reliable?
The price and inventory of NCP590MNOATAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP590MNOATAG is usually 5 days.
3.What payment methods are accepted for NCP590MNOATAG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP590MNOATAG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP590MNOATAG?
NCP590MNOATAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP590MNOATAG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP590MNOATAG?
For technical support, including NCP590MNOATAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP590MNOATAG requirements.
6.How does Aetrix verify that NCP590MNOATAG is sourced from the original manufacturer or authorized distributors?
All NCP590MNOATAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP590MNOATAG meets industry standards.
7.What is the process for return or replacement of NCP590MNOATAG?
All NCP590MNOATAG units undergo pre-shipment inspection (PSI). If there is an issue with NCP590MNOATAG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP590MNOATAG part is unused and in its original packaging.
Return procedure for NCP590MNOATAG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP590MNOATAG Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
