onsemi NCP590MNVVTAG
- Part No.:
- NCP590MNVVTAG
- Manufacturer:
- onsemi
- Package:
- 8-VFDFN Exposed Pad
- Datasheet:
-
NCP590MNVVTAG.pdf
- Description:
- IC REG LINEAR 3.3V/3.3V 8DFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,149
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP590MNVVTAG from onsemi is a dual-output, ultra-low-dropout CMOS LDO regulator in a 2×2 mm DFN8 package, delivering up to 300 mA per output at fixed 3.3 V/3.3 V. It achieves ±0.9% voltage accuracy at 100 mA and 25°C, features independent enable pins (EN1/EN2), and supports input voltages from 2.1 V to 5.5 V - ideal for space-constrained, battery-powered portable electronics requiring precise dual-rail power.
For engineers reviewing the NCP590MNVVTAG datasheet, pinout, applications, or equivalent options, key selection criteria include its dual 3.3 V outputs with independent enables, 50 mV typical dropout at 100 mA, 20 µVRMS output noise without bypass capacitor, active output discharge, and stability with only 1.0 µF output capacitance across any capacitor type including MLCC.
Technical Context
The NCP590MNVVTAG integrates two independent PMOS-based LDO regulators sharing a common input but with separate error amplifiers, precision references, and dedicated enable inputs. Each regulator uses internal compensation and supports zero-load stability without minimum current requirements.
It implements thermal shutdown (155°C trip), current limiting (~750 mA per channel), input UVLO (2.1 V threshold), and active pull-down during disable for fast turn-off. The 2×2 DFN8 package includes an exposed thermal pad tied to GND for optimal junction-to-board thermal resistance (36.4°C/W).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.3 V / 3.3 V - eliminates external feedback resistors and ensures rail-to-rail compatibility for dual-core SoCs or memory + I/O supplies. |
| Max Output Current | 300 mA per channel - sufficient to power multiple low-power peripherals or subsystems simultaneously without derating. |
| Dropout Voltage | 52 mV typical @ 100 mA - enables operation down to VIN = 3.35 V while maintaining regulation, critical for Li-ion battery discharge profiles. |
| Voltage Accuracy | ±0.9% @ 100 mA, 25°C - ensures tight supply margins for 3.3 V logic interfaces and ADC reference stability. |
| PSRR | 60 dB @ 120 Hz (3.3 V out) - suppresses ripple from noisy switching supplies feeding the LDO input. |
| Quiescent Current | 115 µA typical (both regulators enabled) - minimizes standby power loss in always-on system functions. |
| Enable Threshold | VIH = 0.95 V - compatible with sub-1 V GPIOs from modern microcontrollers and PMICs. |
Pinout & Package
Package: 2×2 mm DFN8 (Case 506AA), thermally enhanced with exposed GND pad. Requires solder connection of thermal pad to PCB ground plane for optimal thermal performance (ΨJB = 36.4°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Vin) | Input supply rail | Must be bypassed locally with ≥1 µF ceramic capacitor to GND; supports 2.1–5.5 V input range. |
| 2 (EN1) | Enable control for Vout1 | Logic-high >0.95 V activates 3.3 V output 1; <0.4 V disables with active discharge. |
| 3 (EN2) | Enable control for Vout2 | Independent logic enable for second 3.3 V output; allows staggered power sequencing. |
| 4,5 (NC) | No-connect terminals | Not internally bonded; must remain unconnected per datasheet to avoid parasitic coupling. |
| 6 (GND) | Power and signal ground | Primary ground return; thermal pad (underside) must also connect to GND for thermal integrity. |
| 7 (Vout2) | Second regulated output | Delivers 3.3 V @ up to 300 mA; requires 0.7–4.7 µF output capacitor with any ESR. |
| 8 (Vout1) | First regulated output | Delivers 3.3 V @ up to 300 mA; electrically isolated from Vout2 for independent load transient response. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enables (EN1/EN2) | Enables flexible power sequencing - e.g., boot core before peripherals - without external logic or timing components. |
| Active output discharge | Ensures rapid, controlled discharge of Vout1/Vout2 capacitors upon disable, preventing floating rails or latch-up in downstream circuitry. |
| Stable with 1.0 µF MLCC output cap | Eliminates need for bulk electrolytic capacitors; reduces board area and improves reliability in high-vibration environments. |
| Ultra-low noise (20 µVRMS) | Meets stringent analog/RF supply requirements without external noise-reduction circuitry or ferrite beads. |
| Thermal + current protection | Prevents damage during overload or poor heatsinking; auto-recovery after fault removal avoids system lockup. |
Applications
| Smartphone Baseband + RF Power Rails | Dual-Core Microcontroller I/O and Core Supplies |
|---|---|
|
Use Scenario: Powering baseband processor (1.8 V core) and RF transceiver (3.3 V interface) from shared Li-ion battery. IC Role / Device Role / Timing Role: Dual-output LDO providing isolated, low-noise 3.3 V rails with independent enable sequencing to meet 3G/4G modem power-up timing requirements. Use Value: Eliminates need for two discrete LDOs and associated layout area; 50 mV dropout extends usable battery life by ~12 minutes at end-of-discharge. |
Use Scenario: Supplying 3.3 V I/O bank and 3.3 V analog subsystem (ADC, DAC) in industrial sensor node MCU. IC Role / Device Role / Timing Role: Single-package dual LDO delivering clean, sequenced power to mixed-signal domains with independent enable control for sleep/wake transitions. Use Value: Active discharge prevents cross-talk between I/O and analog sections during state changes; 20 µVRMS noise ensures <12-bit ADC accuracy without additional filtering. |
| Portable Media Player Audio + Display Backlight | PCMCIA Card Dual-Voltage Interface |
|
Use Scenario: Generating 3.3 V for audio codec and 3.3 V for display driver IC in MP3 player with single-cell battery input. IC Role / Device Role / Timing Role: Dual LDO supplying stable, low-ripple voltage to noise-sensitive audio path and current-hungry display backlight circuitry. Use Value: PSRR >60 dB at 120 Hz rejects switching noise from boost converter driving backlight; zero-load stability avoids brownout during display off/idle states. |
Use Scenario: Providing compliant 3.3 V VCC and 3.3 V VPP for PCMCIA Type II card in embedded laptop docking station. IC Role / Device Role / Timing Role: Dual-rail LDO meeting PCMCIA JEIDA spec for simultaneous VCC/VPP delivery with fast turn-on (<700 µs) and controlled ramp rates. Use Value: Independent EN1/EN2 pins allow precise control over VCC-before-VPP sequencing required for safe card insertion; 2×2 mm footprint fits tight card-edge connector zones. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6223D331MR-G | Single-output 3.3 V LDO (300 mA), no dual-channel capability; smaller 1.2×1.2 mm USP-6B package. | Requires two devices for dual-rail use; lacks independent enables and active discharge. | Choose when board space is more constrained than BOM count, and sequencing is handled externally. |
| Richtek RT9013-33PB | Single-output 3.3 V LDO (500 mA); higher max current but no second output or dual-enable functionality. | Cannot replace dual-rail function without redesign; offers lower quiescent current (25 µA) but no output discharge. | Prefer for single-rail, ultra-low-IQ applications where dual outputs are unnecessary. |
Compared with the NCP590MNVVTAG, the XC6223D331MR-G and RT9013-33PB each address single-rail needs with smaller footprints or lower IQ, but neither provides the integrated dual-output, independent enable, and active discharge capabilities essential for compact dual-supply systems.
Availability
NCP590MNVVTAG is available at Aetrix Electronics and suitable for smartphone power management, portable media player subsystems, and PCMCIA interface designs requiring stable component supply, consistent parametric performance, and long-term lifecycle support.
Supply support for NCP590MNVVTAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and IoT applications.
The NCP590MNVVTAG belongs to onsemi's high-precision CMOS LDO family designed specifically for battery-powered portable electronics demanding dual-rail, ultra-low-dropout, and minimal external components.
FAQ
What output voltages does the NCP590MNVVTAG provide?
The NCP590MNVVTAG provides two identical, fixed 3.3 V outputs - Vout1 and Vout2 - each capable of delivering up to 300 mA. Its marking code "VV" explicitly denotes the 3.3 V/3.3 V configuration, confirmed in the Ordering Information table on page 10 of the official datasheet. No external resistors are needed, and the outputs are internally trimmed to ±0.9% accuracy at nominal load and temperature.
Does the NCP590MNVVTAG require external capacitors for stability?
Yes, the NCP590MNVVTAG requires a minimum 1.0 µF ceramic input capacitor (CIN) placed close to the Vin pin, and individual 0.7–4.7 µF output capacitors (COUT1, COUT2) for each regulated output. Critically, it is stable with any capacitor type-including MLCC-and any ESR value across the full operating temperature range, eliminating ESR dependency concerns found in older LDO architectures.
How does the enable functionality work on the NCP590MNVVTAG?
The NCP590MNVVTAG features two independent enable inputs: EN1 controls Vout1, and EN2 controls Vout2. Either output turns on when its respective enable pin exceeds 0.95 V (VIH), and turns off when pulled below 0.4 V (VIL). During disable, active pull-down transistors discharge the output capacitors rapidly - a key feature absent in most single-enable dual-LDOs and essential for clean power sequencing in portable systems.
What thermal considerations apply to the NCP590MNVVTAG in a 2×2 DFN8 package?
The NCP590MNVVTAG uses a thermally enhanced 2×2 mm DFN8 package (Case 506AA) with an exposed GND pad. For reliable operation at full 300 mA per channel, the thermal pad must be soldered to a PCB copper pour connected to system ground. With 1 oz Cu, θJA is 158°C/W; with 2 oz Cu, it drops to 133°C/W. Junction temperature must stay ≤125°C - thermal design must account for worst-case power dissipation: PD = (VIN−3.3)V × IOUT1 + (VIN−3.3)V × IOUT2 + VIN × IGNDD.
Is the NCP590MNVVTAG compatible with lead-free reflow processes?
Yes, the NCP590MNVVTAG is a Pb-free device qualified for lead-free reflow per IPC/JEDEC J-STD-020C, with a peak reflow temperature of 265°C (40 sec max at peak, 60–150 sec above 217°C). Its moisture sensitivity level (MSL) is 1, meaning it can be stored indefinitely in dry conditions without baking prior to assembly - simplifying manufacturing logistics for high-volume production.
NCP590MNVVTAG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3.3V, 3.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.225V @ 300mA, 0.225V @ 300mA
- Current - Output:
- 300mA, 300mA
- Current - Quiescent (Iq):
- 125 µA
- Current - Supply (Max):
- 250 µA
- PSRR:
- -
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DFN (2x2)
NCP590MNVVTAG FAQ
1.How can I place an order for NCP590MNVVTAG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP590MNVVTAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP590MNVVTAG reliable?
The price and inventory of NCP590MNVVTAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP590MNVVTAG is usually 5 days.
3.What payment methods are accepted for NCP590MNVVTAG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP590MNVVTAG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP590MNVVTAG?
NCP590MNVVTAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP590MNVVTAG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP590MNVVTAG?
For technical support, including NCP590MNVVTAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP590MNVVTAG requirements.
6.How does Aetrix verify that NCP590MNVVTAG is sourced from the original manufacturer or authorized distributors?
All NCP590MNVVTAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP590MNVVTAG meets industry standards.
7.What is the process for return or replacement of NCP590MNVVTAG?
All NCP590MNVVTAG units undergo pre-shipment inspection (PSI). If there is an issue with NCP590MNVVTAG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP590MNVVTAG part is unused and in its original packaging.
Return procedure for NCP590MNVVTAG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP590MNVVTAG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
