onsemi NCP606MN28T2G
- Part No.:
- NCP606MN28T2G
- Manufacturer:
- onsemi
- Package:
- 6-VDFN Exposed Pad
- Datasheet:
-
NCP606MN28T2G.pdf
- Description:
- IC REG LINEAR 2.8V 500MA 6DFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP606MN28T2G from onsemi is a fixed-output 2.8 V, 500 mA low-dropout linear regulator with enable pin, designed for space-constrained portable battery-powered systems. It delivers ±2% output voltage tolerance over −40°C to +125°C, features 170 mV typical dropout at 500 mA, and achieves 62 dB PSRR at 120 Hz - enabling stable power for noise-sensitive analog circuits in notebook computers and portable instrumentation.
For engineers reviewing the NCP606MN28T2G datasheet, pinout, applications, or equivalent options, key selection considerations include its DFN6 3×3.3 mm package with exposed thermal pad, 50 µVRMS output noise (10 Hz–100 kHz), 0.1 µA disable current, and compatibility with low-ESR ceramic capacitors without stability compensation.
Technical Context
The NCP606MN28T2G integrates a PMOS pass transistor with internal current limiting (675 mA) and thermal shutdown (175°C). Its enable input (active-high, 0.9 V threshold) provides precise system-level power sequencing control independent of input rail voltage.
Unlike the NCP605 variant, the NCP606MN28T2G supports controlled startup via EN pin with 12–30 µs enable time (depending on VOUT), while maintaining low ground current (145–180 µA across load) and high PSRR up to 10 kHz - critical for powering ADC reference supplies and RF front-end bias rails.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 2.8 V ±2% over −40°C to +125°C - ensures stable core voltage for 2.8 V I/O interfaces without external feedback. |
| Max Output Current | 500 mA continuous - supports single-rail power for microcontrollers, sensors, and USB peripherals. |
| Dropout Voltage | 190 mV typical at 500 mA - enables operation from 3.0 V input (e.g., Li-ion at 3.2 V) while delivering full-rated output. |
| PSRR | 62 dB @ 120 Hz, 55 dB @ 1 kHz - suppresses switching noise from upstream DC-DC converters feeding the LDO input. |
| Output Noise | 50 µVRMS (10 Hz–100 kHz) - eliminates need for external bypass capacitor in precision analog signal chains. |
| Enable Threshold | VEN(H) = 0.9 V min, VEN(L) = 0.4 V max - compatible with 1.8 V/3.3 V GPIO without level-shifting. |
| Ground Current | 145–180 µA (load-independent) - minimizes quiescent power loss in always-on battery backup circuits. |
Pinout & Package
Package: DFN6 3.0×3.3 mm, 0.95 mm pitch, exposed thermal pad (EPAD) connected to GND - optimized for thermal dissipation in compact PCB layouts with ≥645 mm² copper area.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 6 | Vin | Input supply connection; pins 1 and 6 must be externally shorted to support full 500 mA output current path. |
| 2 | GND | Power ground reference; connects internally to EPAD for thermal conduction and noise reduction. |
| 3 | EN | Active-high enable input; drives regulator into low-IDIS (0.1 µA) shutdown state when pulled low. |
| 4 | Vout | Regulated 2.8 V output; requires ≥1 µF ceramic capacitor placed adjacent to pin for transient stability. |
| 5 | SENSE/ADJ | Output voltage sense node; tied directly to Vout capacitor in fixed-voltage configuration (no external divider). |
Key Features
| Feature | Design Value |
|---|---|
| Low-noise regulation | 50 µVRMS output noise without bypass capacitor - preserves SNR in audio codecs and precision ADCs. |
| Thermal protection | 175°C junction shutdown with 10°C hysteresis - prevents permanent damage during sustained overload or poor heatsinking. |
| High PSRR architecture | 62 dB rejection at 120 Hz - maintains clean 2.8 V rail when powered from noisy buck converter outputs. |
| Pb-free DFN6 package | RoHS-compliant 3×3.3 mm footprint with EPAD - meets IPC-7351B standards for automated assembly and thermal reliability. |
| Ultra-low disable current | 0.1 µA max IDIS - extends battery life in sleep-mode applications such as IoT sensor nodes. |
Applications
| Hard Disk Drive Power Management | Notebook Computer Core Rail |
|---|---|
Use Scenario: Supplies regulated 2.8 V to HDD spindle motor driver ICs and servo control logic during spin-up and seek operations. IC Role / Device Role / Timing Role: Primary low-noise post-regulator converting 5 V or 3.3 V system rail to stable 2.8 V for analog front-end circuitry. Use Value: 190 mV dropout enables operation from partially discharged 3.0 V battery inputs; 62 dB PSRR isolates motor commutation noise from sensitive position feedback paths. | Use Scenario: Powers DDR memory I/O buffers and touchpad controllers requiring tightly regulated 2.8 V with fast transient response. IC Role / Device Role / Timing Role: Fixed-output LDO with enable pin synchronized to system suspend/resume states via EC-controlled EN signal. Use Value: 12 µs enable time ensures immediate rail availability upon wake; 50 µVRMS noise prevents bit errors in high-speed data lanes. |
| Portable Medical Instrumentation | Battery-Powered Industrial Sensor Node |
Use Scenario: Delivers clean 2.8 V to ECG amplifier stages and SAR ADC reference buffers in handheld diagnostic devices. IC Role / Device Role / Timing Role: Low-noise, low-quiescent regulator providing isolated analog supply independent of digital subsystem noise. Use Value: 50 µVRMS noise floor directly translates to >16-bit effective resolution; ±2% tolerance guarantees compliance with IEC 60601 accuracy requirements. | Use Scenario: Powers LoRaWAN transceiver RF section and MEMS accelerometer during periodic wake-and-transmit cycles. IC Role / Device Role / Timing Role: Enable-controlled LDO activated only during active transmission to minimize average system current draw. Use Value: 0.1 µA disable current extends 10-year battery life; 170 mV dropout allows use of single-cell LiFePO₄ (3.2 V nominal) without intermediate buck stage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1700-2802E/TO | 300 mA rated, 175 mV dropout at 250 mA, no enable pin, SOT-23-5 package | Limited to lower-current peripherals; lacks system-level power sequencing capability | Select when board space permits SOT-23 and enable functionality is unnecessary |
| TLC7701QDCKR | Adjustable output (1.25–5.5 V), 250 mA, integrated reset timer, SC70-5 package | Requires external resistor divider; not pin-compatible; suited for supervisory + regulation integration | Choose when voltage flexibility and power-good signaling outweigh fixed 2.8 V convenience |
Compared with MCP1700-2802E/TO and TLC7701QDCKR, the NCP606MN28T2G uniquely combines 500 mA output, 2.8 V fixed regulation, enable control, and ultra-low noise in a thermally enhanced DFN6 package - making it optimal for high-density portable systems demanding both performance and layout efficiency.
Availability
NCP606MN28T2G is available at Aetrix Electronics and suitable for notebook computers, portable instrumentation, and battery-powered industrial sensor nodes requiring stable component supply with guaranteed long-term manufacturability.
Supply support for NCP606MN28T2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensing, and connectivity solutions for automotive, industrial, and cloud infrastructure markets.
The NCP606MN28T2G belongs to onsemi's NCP605/NCP606 family of low-IGND, CMOS LDO regulators - engineered specifically for portable battery-powered applications where small size, low noise, and high PSRR are critical design constraints.
FAQ
What is the maximum input voltage rating for the NCP606MN28T2G?
The NCP606MN28T2G has an absolute maximum input voltage rating of 6.5 V. Operation above this level risks permanent damage. For reliable continuous operation, the recommended input range is 1.5 V to 6.0 V, with minimum Vin = (Vout + VDO) or 1.5 V - meaning ≥3.0 V input is required to sustain 500 mA output at 2.8 V due to its 190 mV typical dropout voltage. The NCP606MN28T2G must never be subjected to reverse input voltage or transient spikes exceeding 6.5 V.
Does the NCP606MN28T2G require external compensation components?
No, the NCP606MN28T2G is internally compensated and stable with 1 µF ceramic output capacitors - no external ESR requirements or compensation networks are needed. This simplifies layout and reduces BOM count. The device was characterized using Murata GRM219R71E105K (1 µF, 25 V, X7R) and works reliably with standard 0805 or 0603 ceramic capacitors. The NCP606MN28T2G maintains phase margin >45° across temperature and load conditions without added components.
How does the enable pin (EN) function on the NCP606MN28T2G?
The EN pin on the NCP606MN28T2G is an active-high digital control input with 0.9 V minimum logic-high threshold and 0.4 V maximum logic-low threshold. When EN ≥ 0.9 V, the regulator powers up with 12–30 µs turn-on time depending on output voltage; when EN ≤ 0.4 V, it enters shutdown with 0.1 µA disable current. The NCP606MN28T2G does not require pull-up resistors - tying EN directly to Vin ensures always-on operation, while connecting to a microcontroller GPIO enables precise power sequencing in multi-rail systems.
What thermal performance can be expected from the NCP606MN28T2G in a standard PCB layout?
When soldered on a 645 mm², 1 oz copper FR4 board, the NCP606MN28T2G exhibits 75°C/W junction-to-ambient thermal resistance (RJA). At 500 mA output with 3.0 V input (0.2 V dropout), power dissipation is ~100 mW - resulting in ~7.5°C junction rise above ambient. With ambient at 85°C, junction temperature remains well below the 150°C absolute maximum. The exposed pad (EPAD) must be soldered to a solid GND plane to achieve this RJA; insufficient thermal vias or isolated pads will degrade performance significantly. The NCP606MN28T2G includes thermal shutdown at 175°C for fault protection.
Is the NCP606MN28T2G compatible with ceramic capacitors having very low ESR?
Yes, the NCP606MN28T2G is explicitly designed to operate stably with low-ESR ceramic capacitors - including X5R, X7R, and C0G types - without requiring minimum ESR or external compensation. Unlike many older LDOs, it contains internal frequency compensation that ensures stability down to 1 µF capacitance with ESR < 10 mΩ. Test data confirms stable operation with Murata GRM219R71E105K (1 µF, 25 V, X7R) and GRM21BR71A106K (10 µF, 10 V, X7R). The NCP606MN28T2G does not oscillate or exhibit ringing under load transients when paired with these capacitors.
NCP606MN28T2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 2.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.24V @ 500mA
- Current - Output:
- 500mA
- Current - Quiescent (Iq):
- 180 µA
- Current - Supply (Max):
- -
- PSRR:
- -
- Control Features:
- Enable
- Protection Features:
- Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DFN (3x3.3)
NCP606MN28T2G FAQ
1.How can I place an order for NCP606MN28T2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP606MN28T2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP606MN28T2G reliable?
The price and inventory of NCP606MN28T2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP606MN28T2G is usually 5 days.
3.What payment methods are accepted for NCP606MN28T2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP606MN28T2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP606MN28T2G?
NCP606MN28T2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP606MN28T2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP606MN28T2G?
For technical support, including NCP606MN28T2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP606MN28T2G requirements.
6.How does Aetrix verify that NCP606MN28T2G is sourced from the original manufacturer or authorized distributors?
All NCP606MN28T2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP606MN28T2G meets industry standards.
7.What is the process for return or replacement of NCP606MN28T2G?
All NCP606MN28T2G units undergo pre-shipment inspection (PSI). If there is an issue with NCP606MN28T2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP606MN28T2G part is unused and in its original packaging.
Return procedure for NCP606MN28T2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP606MN28T2G Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

