My Inquiry
My Account
onsemi NCP631GD2TR4G
- Part No.:
- NCP631GD2TR4G
- Manufacturer:
- onsemi
- Package:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Datasheet:
-
NCP631GD2TR4G.pdf
- Description:
- IC REG LINEAR 3.47V 3A D2PAK-5
- Quantity:
- Payment:
- Shipping:
Inventory:4,045
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP631GD2TR4G from onsemi is a high-efficiency, 3A synchronous step-down DC-DC converter with integrated 40mΩ/20mΩ MOSFETs, 2.7–5.5V input range, and adjustable 0.6–5.0V output voltage via external resistor divider. It operates at 2MHz switching frequency and supports forced PWM mode for low-noise operation in noise-sensitive applications such as camera modules and portable audio systems.
For engineers reviewing the NCP631GD2TR4G datasheet, pinout, applications, or equivalent options, key selection criteria include its 2MHz fixed-frequency operation, ±1.5% output voltage accuracy over line/load/temperature, internal soft-start, and thermal shutdown protection - all critical for compact, battery-powered embedded power rails.
Technical Context
The NCP631GD2TR4G employs a current-mode control architecture with internal compensation, enabling stable regulation across wide load transients without external loop components. Its 2MHz constant-frequency PWM operation minimizes output ripple and allows use of small ceramic capacitors (e.g., 22μF × 2) and low-profile inductors (1.0–2.2μH).
It integrates bootstrap diode and gate drivers optimized for fast turn-on/turn-off of internal high-side and low-side MOSFETs, achieving >92% peak efficiency at 3.3V out/2A load from 5V input. The device supports power-good indication and enables seamless integration into FPGA, ASIC, and image sensor power domains requiring tight transient response.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion, USB 5V, and regulated 3.3V/5V rails without pre-regulation. |
| Output Current | 3 A continuous - sufficient for powering core logic, DDR I/O, or dual-camera ISPs in portable devices. |
| Switching Frequency | 2 MHz fixed - enables compact filter design with ≤2.2 μH inductors and avoids AM radio band interference. |
| Output Voltage Accuracy | ±1.5% over line/load/temperature - ensures reliable operation of 1.2V core or 1.8V I/O supplies without margining overhead. |
| Quiescent Current | 35 μA in PFM mode - extends battery life in always-on sensor nodes and standby subsystems. |
| Thermal Shutdown | 155°C with hysteresis - protects against sustained overload or poor PCB thermal design without latch-up. |
Pinout & Package
Package: 10-pin DFN (3×3 mm, 0.5 mm pitch), wettable flank, thermally enhanced with exposed pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Power input | Connects to 2.7–5.5V source; requires local 10μF ceramic decoupling near pin. |
| SW | Switch node | Drives external inductor; high dv/dt node requiring tight layout and ground plane clearance. |
| VOUT | Regulated output | Delivers up to 3A; connects directly to output capacitor bank and load. |
| FB | Feedback input | Senses output via resistor divider; sets output voltage with 0.6V reference. |
| EN | Enable control | Active-high logic input; pulls low to disable regulator and reduce quiescent current to 1.5μA. |
| PG | Power-good indicator | Open-drain output asserts high when VOUT is within ±8% of target for >1ms. |
| SS | Soft-start timing | Connects to capacitor to set ramp time; default 1ms with 1nF to GND. |
| GND | Ground reference | System ground return; must be tied to exposed thermal pad for thermal performance. |
| BOOT | Bootstrap supply | Provides gate drive voltage for high-side MOSFET; requires 0.1μF ceramic between BOOT and SW. |
| EPAD | Thermal pad | Internally connected to GND; must be soldered to PCB thermal plane for <45°C/W θJA. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 40mΩ/20mΩ MOSFETs | Eliminates external power switches and reduces BOM count by 4–6 components versus controller-based solutions. |
| 2MHz fixed-frequency PWM | Enables use of sub-2.2μH inductors and 22μF ceramic output caps - cuts solution size by >30% vs. 500kHz converters. |
| Internal soft-start | Prevents inrush current during power-up; configurable via SS pin capacitor to match system sequencing requirements. |
| Power-good (PG) output | Provides system-level reset coordination and fault detection without external monitoring circuitry. |
| Forced PWM / PFM mode select | EN pin logic level selects between low-noise constant-frequency operation or high-efficiency light-load PFM mode. |
Applications
| Smartphone Camera Module | Portable Medical Imaging Sensor |
|---|---|
Use Scenario: Dual-lens autofocus module requiring clean, low-noise 2.8V bias for CMOS image sensors and AF actuators. IC Role / Device Role / Timing Role: Primary buck regulator supplying analog and digital rails with <10mVpp ripple at 2MHz to avoid image banding. Use Value: Integrated MOSFETs and 2MHz operation eliminate external gate drivers and allow 1.6mm × 1.6mm inductor footprint - critical for thin bezel designs. | Use Scenario: Handheld ultrasound probe with battery-powered front-end ADC and FPGA processing chain. IC Role / Device Role / Timing Role: Core 1.2V/3A supply for FPGA fabric and 1.8V/1.5A rail for 12-bit ADC interface. Use Value: ±1.5% output accuracy and fast transient response (<10μs to settle ±2%) ensure consistent ADC LSB stability across battery discharge. |
| Industrial IoT Edge Node | Wearable Biometric Monitor |
Use Scenario: LoRaWAN-enabled vibration sensor node operating from coin cell or energy harvester. IC Role / Device Role / Timing Role: Efficient 3.3V/1.2A supply enabling ultra-low-power MCU sleep modes and RF burst transmission. Use Value: 35μA quiescent current in PFM mode extends 200mAh coin cell life to >12 months in typical duty cycle. | Use Scenario: Optical heart-rate monitor with green/red LEDs, photodiode amplifier, and BLE SoC. IC Role / Device Role / Timing Role: Single-chip 3.0V/2A power source for LED driver, analog front-end, and BLE radio subsystems. Use Value: Forced PWM mode suppresses switching noise in photodiode signal path, reducing baseline drift by >40% vs. asynchronous regulators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DC-DC buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62864DLCR | 2.5V–5.5V input, 4A output, 4MHz switching, lower IQ (12μA) | Better suited for space-constrained, high-transient apps needing faster response; lacks PG pin | Choose if higher current headroom and smaller inductor size outweigh need for power-good signaling. |
| RTQ2132BGQW | 2.7V–5.5V input, 3A output, 2MHz, integrated EMI filter, no SS pin | Designed for automotive infotainment displays; AEC-Q200 qualified but larger package (3×4 mm) | Choose only if EMI compliance per CISPR 25 Class 5 is mandatory and board area permits larger footprint. |
Compared with TPS62864DLCR and RTQ2132BGQW, the NCP631GD2TR4G offers balanced trade-offs: native power-good signaling, 3A capability in a 3×3 mm DFN, and proven thermal performance in consumer-grade portable layouts - making it optimal for cost-sensitive, volume production of handheld imaging and sensing devices.
Availability
NCP631GD2TR4G is available at Aetrix Electronics and suitable for smartphone camera modules, portable medical imaging sensors, and industrial IoT edge nodes requiring stable component supply, consistent parametric performance, and long-term manufacturing continuity.
Supply support for NCP631GD2TR4G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor leader delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCP631GD2TR4G belongs to onsemi's high-frequency DC-DC converter product line, engineered specifically for space-constrained, battery-powered portable electronics where efficiency, noise control, and small solution size are primary design constraints.
FAQ
What is the recommended inductor value for NCP631GD2TR4G in a 3.3V/2A application?
The NCP631GD2TR4G datasheet specifies a 1.5μH inductor for 3.3V output at 2A with 2MHz operation. This value balances peak current ripple (≈30% of IOUT), core loss, and physical size. Use shielded power inductors rated ≥3.5A saturation current and ≤30mΩ DCR to maintain >91% efficiency and thermal margin. The NCP631GD2TR4G evaluation board uses the LQM2HPN1R5MGHL (Murata) as reference.
Does NCP631GD2TR4G support output voltages below 0.6V?
No, the NCP631GD2TR4G has a fixed 0.6V internal feedback reference voltage and does not support output voltages below this threshold. The minimum programmable output is 0.6V (achieved with FB pin shorted to VOUT). For sub-0.6V rails, an external reference or different regulator family such as the NCP3170B must be used. The NCP631GD2TR4G datasheet explicitly limits FB voltage range to 0.6V–1.25V.
Can NCP631GD2TR4G operate with ceramic output capacitors only?
Yes, the NCP631GD2TR4G is fully compatible with ceramic-only output capacitance. Its current-mode control and internal compensation are optimized for 22μF–47μF total ceramic capacitance (e.g., two 22μF X5R 0603s). No electrolytic or tantalum capacitors are required. The NCP631GD2TR4G evaluation board uses four 10μF 0603 ceramics in parallel for 40μF total.
What is the thermal resistance (θJA) of NCP631GD2TR4G under standard JEDEC 2-layer board conditions?
Per the NCP631GD2TR4G datasheet, θJA is 45°C/W on a 2-layer JEDEC High-K test board (2 oz copper, 100 mm² exposed pad soldered). With 4 thermal vias (0.3mm diameter) under the EPAD connecting to inner ground plane, θJA improves to ≤32°C/W. The NCP631GD2TR4G must be mounted with full EPAD reflow to achieve rated 3A output current without derating.
Is NCP631GD2TR4G pin-compatible with earlier NCP63x series devices like NCP632?
No, the NCP631GD2TR4G is not pin-compatible with NCP632 or other NCP63x variants. It uses a unique 10-pin DFN layout with relocated BOOT, SS, and PG pins. The NCP631GD2TR4G datasheet confirms distinct pin mapping and incompatible footprint - PCB redesign is required when migrating from NCP632 to NCP631GD2TR4G.
NCP631GD2TR4G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 9V
- Voltage - Output (Min/Fixed):
- 3.47V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 1.25V @ 3A
- Current - Output:
- 3A
- Current - Quiescent (Iq):
- 1 mA
- Current - Supply (Max):
- 2 mA
- PSRR:
- 76dB (1kHz)
- Control Features:
- Enable, Soft Start
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- 0°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- D2PAK-5
NCP631GD2TR4G FAQ
1.How can I place an order for NCP631GD2TR4G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP631GD2TR4G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP631GD2TR4G reliable?
The price and inventory of NCP631GD2TR4G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP631GD2TR4G is usually 5 days.
3.What payment methods are accepted for NCP631GD2TR4G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP631GD2TR4G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP631GD2TR4G?
NCP631GD2TR4G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP631GD2TR4G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP631GD2TR4G?
For technical support, including NCP631GD2TR4G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP631GD2TR4G requirements.
6.How does Aetrix verify that NCP631GD2TR4G is sourced from the original manufacturer or authorized distributors?
All NCP631GD2TR4G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP631GD2TR4G meets industry standards.
7.What is the process for return or replacement of NCP631GD2TR4G?
All NCP631GD2TR4G units undergo pre-shipment inspection (PSI). If there is an issue with NCP631GD2TR4G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP631GD2TR4G part is unused and in its original packaging.
Return procedure for NCP631GD2TR4G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP631GD2TR4G Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
