Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

onsemi NCP6332BMTAATBG

Name: NCP6332BMTAATBG
Brand: onsemi
SKU: NCP6332BMTAATBG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NCP6332BMTAATBG

Manufacturer:: onsemi

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 8-WFDFN Exposed Pad

Datasheet:: NCP6332BMTAATBG.pdf

Description:: IC REG BUCK ADJ 1.2A 8WDFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,987

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NCP6332BMTAATBG from onsemi is a 3 MHz, 1.2 A synchronous buck converter optimized for portable systems powered by single-cell Li-ion or triple-cell alkaline/NiCd/NiMH batteries. It delivers adjustable output voltage (0.6 V to VIN), features Power Good output, automatic PWM/PFM mode switching, and operates in a space-saving 2.0 × 2.0 × 0.75 mm WDFN-8 package - used in smartphone core logic and camera sensor power rails.

For engineers reviewing the NCP6332BMTAATBG datasheet, pinout, applications, or equivalent options, key selection criteria include its 3 MHz switching frequency enabling ultra-compact filter design, integrated high-side/low-side MOSFETs with R_{ON_H} = 140 mΩ (typ) and R_{ON_L} = 110 mΩ (typ), Power Good monitoring capability, thermal shutdown at 150°C, and support for external feedback adjustment down to 0.6 V.

Technical Context

The NCP6332BMTAATBG implements voltage-mode control with input supply voltage feedforward to maintain regulation across 2.3–5.5 V input range. Its internal P-MOSFET and N-MOSFET operate in synchronous rectification, with cycle-by-cycle current limiting (ILIM = 1.9 A typ) and active output discharge via internal 500 Ω resistor when disabled.

It supports automatic PWM/PFM transition: fixed 3 MHz PWM operation under medium/heavy load (continuous conduction), and adaptive-frequency PFM under light load (discontinuous conduction). The Power Good (PG) pin provides open-drain status signaling with 90% V_FB threshold and 3% hysteresis, with T_dPGH1 = 1.15 ms startup delay.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	2.3 V to 5.5 V - supports full discharge curve of single Li-ion (2.7–4.2 V) and triple alkaline (3.0–4.5 V) without external LDO pre-regulation.
Output Current	Up to 1.2 A continuous - sufficient for ARM Cortex-A series application processors and image signal processors in mobile devices.
Switching Frequency	3.0 MHz (±10%) - enables use of ≤1.0 µH inductors and 10 µF ceramic output capacitors, reducing solution footprint by >40% vs. 1 MHz converters.
Feedback Reference Voltage	600 mV (±1%) - sets minimum output voltage at 0.6 V; allows precise scaling to 1.05 V, 1.2 V, 1.8 V, or 3.3 V using standard resistor ratios.
Power Good Threshold	90% of V_FB (540 mV) with 3% hysteresis - provides reliable system reset assertion and sequencing coordination in multi-rail PMIC architectures.
Thermal Shutdown	150°C (typ), 25°C hysteresis - protects die during sustained overload or poor PCB thermal design; recovery occurs at ~125°C.
Quiescent Current	30 µA (typ) in PFM mode - extends battery runtime in always-on subsystems such as touch controllers or ambient light sensors.

Pinout & Package

The NCP6332BMTAATBG is housed in a thermally enhanced, Pb-free WDFN-8 (2.0 × 2.0 × 0.75 mm) package with exposed thermal pad (Case 511BE). The 0.5 mm pitch, 8-pin layout supports high-density portable PCB designs and requires soldering the exposed pad to system ground for optimal thermal performance (R_JB = 30°C/W).

Pin/Terminal	Circuit Role	Design Meaning
1 - PGND	Power Ground	Primary return path for high-current switch node; must be low-inductance connection to system ground plane.
2 - SW	Switch Node	Drives one end of external inductor; experiences full VIN-to-GND voltage swing at 3 MHz; requires tight layout to minimize EMI.
3 - AGND	Analog Ground	Reference for FB, EN, and internal error amplifier; must be star-connected to PGND at single point to avoid noise coupling.
4 - FB	Feedback Input	Senses output voltage via resistor divider; high-impedance node requiring guard ring and short trace to minimize noise injection.
5 - EN	Enable Input	Logic-level control (1.1 V high threshold); internal 10 nA pull-down enables direct connection to microcontroller GPIO without external bias.
6 - PG	Power Good Output	Open-drain output indicating regulated output; sinks 5 mA max when low; requires external pull-up to monitored rail (e.g., 1.8 V or 3.3 V).
7 - AVIN	Analog Supply	Powers internal analog/digital circuitry; bypassed with ≥1 µF ceramic capacitor placed adjacent to pin for noise rejection.
8 - PVIN	Power Input	Main input supply path for high-current switching stage; requires ≥10 µF low-ESR ceramic capacitor placed within 2 mm.
Pad - Exposed	Thermal Pad	Internally unconnected but critical for heat dissipation; must be soldered to solid ground plane with ≥4 thermal vias.

Key Features

Feature	Design Value
3 MHz Fixed-Frequency PWM + Adaptive PFM	Enables <1 mm² total passive area (inductor + caps); maintains >85% efficiency from 10 mA to 1.2 A load.
Integrated High-Side/Low-Side MOSFETs	R_{ON_H} = 140 mΩ / R_{ON_L} = 110 mΩ (at 3.6 V) - eliminates external FETs and gate drivers, reducing BOM count and layout complexity.
Power Good Output with Hysteresis	Provides deterministic system reset timing (T_dPGH1 = 1.15 ms) and fault detection at ±3% window - essential for SoC boot sequencing.
Active Output Discharge	500 Ω internal discharge path from SW to PGND - ensures rapid VOUT collapse (<100 µs) after disable, preventing back-powering of downstream circuits.
Soft-Start with 0.4 ms Ramp	Controls inrush current during enable; limits peak input current to <300 mA - avoids brownout in shared battery rails.

Applications

Smartphone Application Processor Core Rail	Digital Camera Image Sensor Bias
Use Scenario: Powers ARM-based application processor cores (e.g., Cortex-A53/A72) requiring tightly regulated 1.05 V or 1.2 V at up to 1.2 A peak current during burst processing. IC Role / Device Role / Timing Role: Primary point-of-load (POL) regulator delivering dynamically scaled voltage; responds to DVFS commands via external I²C-controlled resistor network. Use Value: 3 MHz switching enables use of 0.68 µH shielded inductor and 10 µF X5R MLCC - achieving <25 mm² total solution size while maintaining <±15 mV load regulation.	Use Scenario: Supplies clean, low-noise 2.8 V bias to CMOS image sensor analog front-end (AFE) and digital interface blocks in compact camera modules. IC Role / Device Role / Timing Role: Dedicated low-ripple POL converter with soft-start and active discharge; synchronized to sensor frame timing to minimize switching noise during exposure. Use Value: Output ripple <6 mV_PP in PWM mode (Fig. 13) and <25 mV_PP in PFM mode (Fig. 14) prevents image banding and quantization noise in 12-bit ADC paths.
USB-Powered Portable Media Player	Wireless Modem Baseband IC Supply
Use Scenario: Regulates 3.3 V from 5 V USB input for audio DAC, flash memory controller, and display driver in battery-backed media players. IC Role / Device Role / Timing Role: Secondary buck converter operating in automatic PFM mode during playback pause; transitions to PWM during file decode bursts. Use Value: 30 µA quiescent current extends standby time to >120 hours; Power Good signal coordinates USB enumeration and codec initialization sequence.	Use Scenario: Provides 1.8 V supply to LTE/5G baseband SoC RF transceiver section, where fast transient response is required during TX/RX state changes. IC Role / Device Role / Timing Role: Fast-transient POL regulator with 100 µs active discharge; PG signal triggers RF power amplifier enable/disable handshaking. Use Value: Load transient response settles within ±30 mV (Fig. 15) for 200 mA → 1.2 A step; soft-start prevents inrush-induced USB port reset.

Smartphone Application Processor Core Rail

Digital Camera Image Sensor Bias

Use Scenario: Powers ARM-based application processor cores (e.g., Cortex-A53/A72) requiring tightly regulated 1.05 V or 1.2 V at up to 1.2 A peak current during burst processing.

IC Role / Device Role / Timing Role: Primary point-of-load (POL) regulator delivering dynamically scaled voltage; responds to DVFS commands via external I²C-controlled resistor network.

Use Value: 3 MHz switching enables use of 0.68 µH shielded inductor and 10 µF X5R MLCC - achieving <25 mm² total solution size while maintaining <±15 mV load regulation.

Use Scenario: Supplies clean, low-noise 2.8 V bias to CMOS image sensor analog front-end (AFE) and digital interface blocks in compact camera modules.

IC Role / Device Role / Timing Role: Dedicated low-ripple POL converter with soft-start and active discharge; synchronized to sensor frame timing to minimize switching noise during exposure.

Use Value: Output ripple <6 mV_PP in PWM mode (Fig. 13) and <25 mV_PP in PFM mode (Fig. 14) prevents image banding and quantization noise in 12-bit ADC paths.

USB-Powered Portable Media Player

Wireless Modem Baseband IC Supply

Use Scenario: Regulates 3.3 V from 5 V USB input for audio DAC, flash memory controller, and display driver in battery-backed media players.

IC Role / Device Role / Timing Role: Secondary buck converter operating in automatic PFM mode during playback pause; transitions to PWM during file decode bursts.

Use Value: 30 µA quiescent current extends standby time to >120 hours; Power Good signal coordinates USB enumeration and codec initialization sequence.

Use Scenario: Provides 1.8 V supply to LTE/5G baseband SoC RF transceiver section, where fast transient response is required during TX/RX state changes.

IC Role / Device Role / Timing Role: Fast-transient POL regulator with 100 µs active discharge; PG signal triggers RF power amplifier enable/disable handshaking.

Use Value: Load transient response settles within ±30 mV (Fig. 15) for 200 mA → 1.2 A step; soft-start prevents inrush-induced USB port reset.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous buck converter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS62260DRVR	2.25 MHz switching, 1.2 A, no Power Good output, 2.05 V min input	Lacks PG pin and UVLO hysteresis tuning; requires external discharge FET for active discharge	Select when PG functionality is unnecessary and board space allows slightly larger inductor (1.5 µH typical)
MP2143GJ-Z	3 MHz, 1.2 A, no Power Good, 2.5 V min input, integrated soft-start only	Missing PG output and thermal shutdown hysteresis; lower input voltage limit restricts triple-alkaline use	Choose for cost-sensitive designs where sequencing independence and thermal margin are secondary

Compared with TPS62260DRVR and MP2143GJ-Z, the NCP6332BMTAATBG uniquely integrates Power Good signaling, active output discharge, and 2.3 V minimum input - making it the only option among the three qualified for strict multi-rail sequencing in smartphone SoC power domains.

Availability

NCP6332BMTAATBG is available at Aetrix Electronics and suitable for smartphone application processor core rails, digital camera image sensor bias, USB-powered portable media players, wireless modem baseband IC supplies, and point-of-load regulation requiring stable component supply across extended production cycles.

Supply support for NCP6332BMTAATBG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.

The NCP6332BMTAATBG belongs to onsemi's high-frequency DC-DC converter product line, engineered specifically for space-constrained portable electronics requiring high efficiency, ultra-small passive components, and robust power sequencing capabilities.

FAQ

What is the minimum input voltage supported by the NCP6332BMTAATBG?

The NCP6332BMTAATBG supports a minimum input voltage of 2.3 V, verified per datasheet Section "ELECTRICAL CHARACTERISTICS" (VIN min = 2.3 V). This enables full utilization of single-cell Li-ion batteries down to end-of-discharge and compatibility with triple-cell alkaline/NiMH sources. Operation below 2.3 V triggers undervoltage lockout (UVLO) with 60–200 mV hysteresis.

Does the NCP6332BMTAATBG include integrated MOSFETs?

Yes, the NCP6332BMTAATBG integrates both high-side and low-side synchronous MOSFETs. Datasheet Table "ELECTRICAL CHARACTERISTICS" specifies R_{ON_H} = 140 mΩ (typ) and R_{ON_L} = 110 mΩ (typ) at VIN = 3.6 V. These integrated switches eliminate the need for external FETs, gate drivers, or bootstrap components - simplifying design and reducing solution footprint.

What is the function of the PG pin on the NCP6332BMTAATBG?

The PG (Power Good) pin on the NCP6332BMTAATBG is an open-drain output that signals valid regulation. As confirmed in the "PIN DESCRIPTION" table and Figure 1(a), it pulls low when VOUT falls below 90% of V_FB (540 mV) and goes high-impedance when regulation is achieved. Startup delay is 1.15 ms (T_dPGH1), and hysteresis is 3% - enabling reliable SoC reset coordination.

Can the NCP6332BMTAATBG operate with a 1.0 µH inductor?

Yes, the NCP6332BMTAATBG is characterized and optimized for 1.0 µH inductors, as shown in Figures 7–10 and stated in "APPLICATION INFORMATION". The internal compensation network targets a double-pole frequency near 50 kHz with 1.0 µH and 10 µF, ensuring stability without external compensation. Inductor values from 0.47 µH to 4.7 µH are supported per design guidelines.

Is the NCP6332BMTAATBG RoHS-compliant and Pb-free?

Yes, the NCP6332BMTAATBG is Pb-free and RoHS-compliant, explicitly stated in the "ORDERING INFORMATION" section ("WDFN8 (Pb−Free)") and "Features" list ("This is a Pb−Free Device"). The marking code "AF" and packaging designation "MTAATBG" confirm compliance with JEDEC J-STD-020A MSL1 moisture sensitivity level.

NCP6332BMTAATBG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: -

Package/Case:: 8-WFDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Adjustable

Number of Outputs:: 1

Voltage - Input (Min):: 2.3V

Voltage - Input (Max):: 5.5V

Voltage - Output (Min/Fixed):: 0.6V

Voltage - Output (Max):: 5.5V

Current - Output:: 1.2A

Frequency - Switching:: 3MHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-WDFN (2x2)

NCP6332BMTAATBG FAQ

1.How can I place an order for NCP6332BMTAATBG through Aetrix?

Please submit a Request for Quotation (RFQ) for NCP6332BMTAATBG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NCP6332BMTAATBG reliable?

The price and inventory of NCP6332BMTAATBG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP6332BMTAATBG is usually 5 days.

3.What payment methods are accepted for NCP6332BMTAATBG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP6332BMTAATBG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NCP6332BMTAATBG?

NCP6332BMTAATBG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NCP6332BMTAATBG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NCP6332BMTAATBG?

For technical support, including NCP6332BMTAATBG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP6332BMTAATBG requirements.

6.How does Aetrix verify that NCP6332BMTAATBG is sourced from the original manufacturer or authorized distributors?

All NCP6332BMTAATBG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP6332BMTAATBG meets industry standards.

7.What is the process for return or replacement of NCP6332BMTAATBG?

All NCP6332BMTAATBG units undergo pre-shipment inspection (PSI). If there is an issue with NCP6332BMTAATBG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NCP6332BMTAATBG part is unused and in its original packaging.

Return procedure for NCP6332BMTAATBG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…