onsemi NCP6334BMTBBTBG
- Part No.:
- NCP6334BMTBBTBG
- Manufacturer:
- onsemi
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
NCP6334BMTBBTBG.pdf
- Description:
- IC REG BUCK ADJ 2A 8WDFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,656
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP6334BMTBBTG from onsemi is a 3 MHz, 2 A synchronous buck converter optimized for portable applications powered by single-cell Li-ion or triple-cell alkaline/NiCd/NiMH batteries. It delivers externally adjustable output voltage (0.6 V to VIN), features integrated high- and low-side MOSFETs (RON_H = 140 mΩ typ @ 3.6 V, RON_L = 110 mΩ typ @ 3.6 V), and includes Power Good output, soft-start, and active discharge. It serves as the main point-of-load regulator in smartphone PMIC subsystems.
For engineers reviewing the NCP6334BMTBBTG datasheet, pinout, applications, or equivalent options, key selection criteria include its 3 MHz switching frequency enabling compact 1 µH inductors, 2.3–5.5 V input range compatibility with battery chemistries, automatic PWM/PFM mode transition for efficiency across load ranges, and WDFN-8 package thermal performance (RJA = 62 °C/W).
Technical Context
The NCP6334BMTBBTG employs voltage-mode control with input supply voltage feedforward to maintain regulation across wide VIN variations. Its internal architecture integrates a P-MOSFET high-side switch and N-MOSFET synchronous rectifier, enabling continuous conduction mode (CCM) at medium/heavy loads and discontinuous conduction mode (DCM) with adaptive fixed-on-time PFM at light loads.
It implements cycle-by-cycle current limiting (ILIM = 2.8 A typ), thermal shutdown at 150 °C (25 °C hysteresis), and undervoltage lockout with 2.3 V falling threshold and 60–200 mV hysteresis. The Power Good (PG) function monitors FB voltage with 90% nominal threshold and 5 µs typical response delay during regulation transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.3 V to 5.5 V - supports full discharge curve of 1-cell Li-ion (2.7–4.2 V) and 3-cell alkaline (3.0–4.5 V) without external LDO pre-regulation. |
| Output Current | Up to 2.0 A - sufficient for core logic rails (e.g., application processor I/O, GPU, memory interfaces) in handheld devices. |
| Switching Frequency | 3.0 MHz ±10% - enables use of ≤1 µH inductors and 10 µF ceramic output capacitors, reducing solution footprint by >40% vs. 1 MHz converters. |
| Feedback Reference Voltage | 600 mV ±6 mV - sets output voltage via external resistor divider (VOUT = 0.6 V × (1 + R1/R2)), supporting precise 0.6–5.5 V adjustment. |
| Power Good Threshold | 90% of VFB (540 mV) - provides reliable system power sequencing signal with 5 µs regulation delay, critical for SoC reset coordination. |
| Quiescent Current | 30 µA in PFM mode - extends battery runtime in standby states (e.g., display-off, modem sleep) without compromising wake-up latency. |
| Thermal Shutdown | 150 °C junction temperature - protects against sustained overload or poor PCB heatsinking while allowing safe operation up to 125 °C TJ. |
Pinout & Package
Package: WDFN-8 (2.0 mm × 2.0 mm × 0.75 mm), 0.5 mm pitch, exposed thermal pad (Case 511BE). Low-profile construction (max 0.8 mm height) suits ultra-thin mobile designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - PGND | Power Ground | Main return path for high-current switch node; must be low-inductance connection to system ground plane to minimize EMI and voltage spikes. |
| 2 - SW | Switch Node | Connection between internal high-/low-side MOSFETs and external inductor; high dv/dt node requiring minimized trace area and guard ring. |
| 3 - AGND | Analog Ground | Reference for feedback amplifier and internal bias circuits; isolated from PGND except at single-point star connection to reduce noise coupling. |
| 4 - FB | Feedback Input | Sense point for output voltage regulation; connects to resistor divider midpoint; requires short, shielded trace to avoid noise-induced instability. |
| 5 - EN | Enable Input | Logic-level control (1.1 V high threshold) for full device startup/shutdown; internal 10 nA pull-down enables direct MCU GPIO drive without external resistors. |
| 6 - PG | Power Good Output | Open-drain signal indicating regulated output (high-Z when valid, pulled low during fault); requires external 1 MΩ pull-up for 3.3/5 V logic compatibility. |
| 7 - AVIN | Analog Supply | Bias supply for control circuitry; bypassed with ≥1 µF ceramic capacitor placed adjacent to pin to suppress analog noise. |
| 8 - PVIN | Power Input | Main input rail for power switches; requires ≥10 µF low-ESR ceramic capacitor mounted within 2 mm to limit input ripple and ESD transients. |
| Exposed Pad | Thermal & Electrical Ground | Internally connected to PGND; must be soldered to large copper pour with ≥4 thermal vias to achieve RJB = 30 °C/W and prevent thermal throttling. |
Key Features
| Feature | Design Value |
|---|---|
| Automatic PWM/PFM Mode Transition | Eliminates manual mode selection; maintains >85% efficiency from 10 mA to 2 A load, extending battery life across all usage states. |
| Integrated MOSFETs with Low RDS(on) | Reduces external component count and conduction losses: 140 mΩ (HS) + 110 mΩ (LS) at 3.6 V enables >92% peak efficiency at 1.8 V/1 A. |
| Active Output Discharge | 500 Ω internal discharge path from SW to PGND ensures rapid VOUT collapse (<10 ms) when disabled, preventing unintended system wake-up. |
| Soft-Start with 0.4 ms Ramp | Controls inrush current during enable, limiting input capacitor stress and avoiding brown-out in shared battery rails. |
| Power Good with Hysteresis | 90% VFB trip point + 5% hysteresis prevents oscillation during marginal output conditions, ensuring clean SoC reset signaling. |
Applications
| Smartphone Application Processor Core Rail | USB-Powered Portable Media Player |
|---|---|
Use Scenario: Regulating 1.1 V core voltage for ARM Cortex-A series SoCs under dynamic DVFS load profiles (0.1–2 A). IC Role / Device Role / Timing Role: Primary point-of-load DC-DC converter providing tightly regulated, low-noise power with fast transient response. Use Value: 3 MHz switching enables <1 µH inductor size, reducing board area by 35% vs. 1 MHz solutions while maintaining <20 mV output ripple at 1 A step load. |
Use Scenario: Powering NAND flash controller and audio codec in battery-operated media players with USB 5 V input. IC Role / Device Role / Timing Role: Buck converter stepping USB 5 V down to 3.3 V I/O rail with automatic light-load efficiency optimization. Use Value: 30 µA quiescent current in PFM mode extends playback time by 12% over comparable 500 kHz converters during audio decode idle cycles. |
| Digital Still Camera Image Sensor Bias | Wireless Modem Baseband Subsystem |
Use Scenario: Generating stable 2.8 V analog supply for CMOS image sensors requiring <10 mV ripple to prevent fixed-pattern noise. IC Role / Device Role / Timing Role: Low-noise, high-PSRR buck regulator with dedicated AGND and filtered AVIN supply. Use Value: Integrated synchronous rectification and 3 MHz operation reduce output ripple to 4 mVPP (PWM) and 25 mVPP (PFM), meeting sensor analog performance specs. |
Use Scenario: Supplying 1.2 V core and 1.8 V I/O rails to LTE/Wi-Fi baseband ICs with bursty transmit/receive current demands. IC Role / Device Role / Timing Role: High-efficiency buck converter with fast load transient response and Power Good sequencing. Use Value: 1.15 ms Power Good assertion delay ensures modem firmware initialization completes before RF section power-up, preventing boot failures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62260DRVR | 2.25 MHz switching, 1.8 A max output, no integrated PG output, 2.05–6.0 V input range. | Lacks Power Good signal; requires external monitoring circuit for system sequencing. | Select when PG is unnecessary and higher input voltage tolerance (up to 6 V) is required for industrial battery packs. |
| RT6220AGQW | 2.5 MHz switching, 2 A output, integrated PG, but uses QFN-10 (3×3 mm) package with higher RJA (75 °C/W). | Same functional capability but larger footprint and reduced thermal performance limits max continuous current to 1.6 A at 60 °C ambient. | Select when board layout allows larger package and cost is prioritized over thermal density in space-constrained designs. |
Compared with TPS62260DRVR and RT6220AGQW, the NCP6334BMTBBTG offers superior thermal efficiency in ultra-compact form factor (2×2 mm), native Power Good integration eliminating BOM overhead, and tighter FB reference (±1%) enabling more accurate output voltage setting for sensitive SoC rails.
Availability
NCP6334BMTBBTG is available at Aetrix Electronics and suitable for smartphone power management, portable media player subsystems, and wireless modem baseband applications requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for NCP6334BMTBBTG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, and sensor technologies for automotive, industrial, and portable electronics markets.
The NCP6334BMTBBTG belongs to onsemi's high-frequency synchronous buck converter product line, designed specifically for space- and efficiency-critical battery-powered portable devices where small inductor size and extended runtime are mandatory.
FAQ
What is the maximum recommended output current for NCP6334BMTBBTG under continuous operation?
The NCP6334BMTBBTG is rated for up to 2.0 A continuous output current under typical conditions (TA ≤ 60 °C, 2-layer PCB with thermal vias). At 85 °C ambient, derating applies: maximum sustainable current drops to ~1.4 A due to thermal limitations, as confirmed by the 150 °C thermal shutdown threshold and RJA = 62 °C/W specification. Always verify with actual board thermal performance using the provided RJB = 30 °C/W value.
Does NCP6334BMTBBTG support external synchronization to a system clock?
No, the NCP6334BMTBBTG does not support external clock synchronization. Its 3 MHz switching frequency is internally generated and fixed, with ±10% tolerance across temperature and input voltage. This contrasts with some competing buck controllers that offer SYNC pin functionality; the NCP6334BMTBBTG relies on inherent frequency stability and feedforward control for robustness in portable applications where EMI spread-spectrum is less critical than size and simplicity.
How does the Power Good (PG) function behave during input voltage brown-out events?
During input voltage brown-out, the NCP6334BMTBBTG's UVLO circuit disables the converter when VIN falls below 2.3 V (typical), forcing PG to go low after an 8 µs delay (TdPGL1). Once VIN recovers above the 60–200 mV hysteresis threshold, EN must be reasserted to restart regulation; PG then asserts high after 1.15 ms (TdPGH1) only after VOUT reaches 95% of target. This ensures PG never falsely indicates "good" during unstable input conditions.
Can NCP6334BMTBBTG operate with ceramic output capacitors smaller than 10 µF?
Yes, the NCP6334BMTBBTG supports output capacitance as low as 4.7 µF, as validated in the datasheet's application guidance (Table 3). However, reducing below 10 µF increases output voltage ripple-e.g., at 1 A load, 4.7 µF yields ~2.5× higher ripple than 10 µF-and may degrade transient response. For stable 1.8 V SoC rails, 10 µF remains the recommended minimum to meet <20 mV ripple requirements without additional filtering.
What is the purpose of the separate AVIN and PVIN pins on NCP6334BMTBBTG?
The AVIN and PVIN pins isolate analog control circuitry from high-current power switching paths. AVIN supplies the error amplifier, reference, and logic blocks with a clean, low-noise source (bypassed with ≥1 µF capacitor), while PVIN feeds the power MOSFETs (bypassed with ≥10 µF capacitor). This separation minimizes coupling of switching noise into the feedback loop, improving regulation accuracy and stability-especially critical for low-VOUT rails like 0.6–1.2 V used in modern processors.
NCP6334BMTBBTBG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.3V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 2A
- Frequency - Switching:
- 3MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WDFN (2x2)
NCP6334BMTBBTBG FAQ
1.How can I place an order for NCP6334BMTBBTBG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP6334BMTBBTBG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP6334BMTBBTBG reliable?
The price and inventory of NCP6334BMTBBTBG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP6334BMTBBTBG is usually 5 days.
3.What payment methods are accepted for NCP6334BMTBBTBG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP6334BMTBBTBG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP6334BMTBBTBG?
NCP6334BMTBBTBG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP6334BMTBBTBG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP6334BMTBBTBG?
For technical support, including NCP6334BMTBBTBG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP6334BMTBBTBG requirements.
6.How does Aetrix verify that NCP6334BMTBBTBG is sourced from the original manufacturer or authorized distributors?
All NCP6334BMTBBTBG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP6334BMTBBTBG meets industry standards.
7.What is the process for return or replacement of NCP6334BMTBBTBG?
All NCP6334BMTBBTBG units undergo pre-shipment inspection (PSI). If there is an issue with NCP6334BMTBBTBG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP6334BMTBBTBG part is unused and in its original packaging.
Return procedure for NCP6334BMTBBTBG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP6334BMTBBTBG Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

