Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

onsemi NCP690MN18T2G

Name: NCP690MN18T2G
Brand: onsemi
SKU: NCP690MN18T2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NCP690MN18T2G

Manufacturer:: onsemi

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 6-VDFN Exposed Pad

Datasheet:: NCP690MN18T2G.pdf

Description:: IC REG LINEAR 1.8V 1A 6DFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,437

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NCP690MN18T2G from onsemi is a fixed-output 1.8 V, 1 A CMOS low-dropout (LDO) voltage regulator in a 6-lead DFN3x3 package. It delivers ±2% output voltage tolerance over −40°C to 125°C, features 190 mV dropout at 1 A (V_OUT = 2.5 V), active output discharge, and operates from 1.5 V to 6.0 V input. It is designed for portable battery-powered systems requiring stable, low-noise power for microprocessor cores and I/O rails.

For engineers reviewing the NCP690MN18T2G datasheet, pinout, applications, or equivalent options, key selection criteria include guaranteed 1 A output current, low ground current (145 µA typical at 1 A), high PSRR (62 dB at 120 Hz), thermal shutdown at 175°C, and compatibility with low-ESR ceramic capacitors without minimum ESR requirements.

Technical Context

The NCP690MN18T2G implements a PMOS pass transistor architecture with bandgap reference, current-limit protection, and thermal shutdown circuitry. Its fixed 1.8 V output is internally trimmed and does not require external feedback resistors - unlike adjustable variants (NCP690-ADJ). The device uses dual IN pins (1 & 6) for low-impedance input path and includes an SNS pin for remote output sensing to improve load regulation accuracy.

No enable functionality is integrated in the NCP690 series; Pin 3 is NC (no connect) and must be left floating. The regulator supports active output discharge via internal NMOS switch when disabled (though disable is not applicable here), and achieves 50 µV_RMS output noise (200 Hz–100 kHz) without bypass capacitor - enabled by low-noise internal bias design and optimized error amplifier topology.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	Fixed 1.8 V ±2% over −40°C to 125°C - ensures stable core/I/O rail for FPGA, DSP, and microprocessor applications without external resistor network.
Max Output Current	1 A continuous - supports high-current digital loads such as DDR memory termination or SoC subsystems.
Dropout Voltage	190 mV at 1 A (V_OUT = 2.5 V); for 1.8 V output, typical dropout is ≤240 mV - enables operation from single-cell Li-ion (3.0 V min) or 3.3 V rails with margin.
Ground Current	145 µA typical at 1 A load - minimizes quiescent power loss in always-on or battery-backed circuits.
PSRR	62 dB at 120 Hz, 55 dB at 1 kHz - suppresses ripple from switching pre-regulators or noisy DC/DC stages feeding the LDO input.
Output Noise	50 µV_RMS (200 Hz–100 kHz) - meets low-noise requirements for analog peripherals, ADC references, and RF front-end biasing.
Thermal Shutdown	175°C activation with 10°C hysteresis - provides robust overtemperature protection during sustained overload or poor PCB thermal design.

Pinout & Package

Package: DFN6 3×3 mm, 0.95 mm pitch, exposed thermal pad (Case 506AH, MN suffix). Thermal resistance R_JA = 70°C/W with 645 mm² copper area - requires PCB thermal relief for >0.5 W dissipation.

Pin/Terminal	Circuit Role	Design Meaning
1, 6 (IN)	Input voltage supply	Dual parallel input pins reduce trace impedance and IR drop; both must be connected to VIN for full 1 A capability.
2 (GND)	Power ground	Connected to die via lead frame and exposed EPAD; soldering EPAD to large copper plane is mandatory for thermal performance.
3 (NC)	No connect	Not internally bonded; must remain unconnected - no pull-up/down or routing required.
4 (OUT)	Regulated output	Delivers fixed 1.8 V; connects directly to load and C_OUT; SNS pin must be shorted to this node for fixed-version operation.
5 (SNS)	Sense input	Remote sense terminal - tied directly to OUT pin in standard configuration to compensate for PCB trace IR drop and improve load regulation.

Key Features

Feature	Design Value
Low dropout voltage	190 mV at 1 A (V_OUT = 2.5 V); enables efficient regulation from low-input sources like partially discharged batteries.
High PSRR	62 dB at 120 Hz - maintains clean 1.8 V rail even when powered from noisy switchers or shared DC bus.
Active output discharge	Internal NMOS discharges OUT pin when input is removed - prevents floating or unintended hold-up in power sequencing-critical systems.
Stable with ceramic capacitors	No minimum ESR requirement; stable with ≥1 µF ceramic C_OUT - eliminates need for bulkier tantalum or electrolytic caps.
Enhanced ESD protection	4 kV HBM / 200 V MM - improves board-level robustness in handling and assembly without external protection diodes.

Applications

Laptop Core Power Rail	FPGA I/O Bank Supply
Use Scenario: Providing clean 1.8 V to CPU/GPU core logic in ultraportable laptops with tight thermal and space constraints. IC Role / Device Role / Timing Role: Primary post-regulator delivering stable, low-noise voltage to high-speed digital logic blocks. Use Value: 190 mV dropout extends battery runtime; 50 µV_RMS noise prevents timing jitter in high-frequency clock domains.	Use Scenario: Powering 1.8 V I/O banks on Xilinx or Intel FPGAs where rail integrity affects signal integrity and interface compliance. IC Role / Device Role / Timing Role: Local point-of-load regulator ensuring tight voltage tolerance and fast transient response for I/O signaling. Use Value: ±2% output tolerance guarantees LVCMOS18 compliance; 62 dB PSRR rejects coupling from adjacent high-speed transceivers.
PCIe Add-in Card Auxiliary Rail	Industrial SSD Controller Supply
Use Scenario: Generating 1.8 V for PCIe endpoint logic and SerDes reference buffers on telecom or server add-in cards. IC Role / Device Role / Timing Role: Secondary LDO supplying critical analog/PLL circuitry isolated from main 3.3 V rail noise. Use Value: Active output discharge ensures safe power-down sequencing per PCIe specification; thermal shutdown prevents field failures.	Use Scenario: Powering NAND flash controller ICs in ruggedized industrial SSDs operating across −40°C to 85°C ambient. IC Role / Device Role / Timing Role: Main 1.8 V supply for embedded ARM-based controllers managing flash wear leveling and ECC. Use Value: Guaranteed 1 A output supports burst-mode NAND programming; −40°C to 125°C junction rating ensures reliability in sealed enclosures.

Laptop Core Power Rail

FPGA I/O Bank Supply

Use Scenario: Providing clean 1.8 V to CPU/GPU core logic in ultraportable laptops with tight thermal and space constraints.

IC Role / Device Role / Timing Role: Primary post-regulator delivering stable, low-noise voltage to high-speed digital logic blocks.

Use Value: 190 mV dropout extends battery runtime; 50 µV_RMS noise prevents timing jitter in high-frequency clock domains.

Use Scenario: Powering 1.8 V I/O banks on Xilinx or Intel FPGAs where rail integrity affects signal integrity and interface compliance.

IC Role / Device Role / Timing Role: Local point-of-load regulator ensuring tight voltage tolerance and fast transient response for I/O signaling.

Use Value: ±2% output tolerance guarantees LVCMOS18 compliance; 62 dB PSRR rejects coupling from adjacent high-speed transceivers.

PCIe Add-in Card Auxiliary Rail

Industrial SSD Controller Supply

Use Scenario: Generating 1.8 V for PCIe endpoint logic and SerDes reference buffers on telecom or server add-in cards.

IC Role / Device Role / Timing Role: Secondary LDO supplying critical analog/PLL circuitry isolated from main 3.3 V rail noise.

Use Value: Active output discharge ensures safe power-down sequencing per PCIe specification; thermal shutdown prevents field failures.

Use Scenario: Powering NAND flash controller ICs in ruggedized industrial SSDs operating across −40°C to 85°C ambient.

IC Role / Device Role / Timing Role: Main 1.8 V supply for embedded ARM-based controllers managing flash wear leveling and ECC.

Use Value: Guaranteed 1 A output supports burst-mode NAND programming; −40°C to 125°C junction rating ensures reliability in sealed enclosures.

Equivalent & Alternatives

The following parts are listed as comparable options for similar LDO regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MCP1826-1802E/DB	1.8 V fixed, 1 A, 350 mV dropout at 1 A; no SNS pin; higher ground current (250 µA typ).	Lacks remote sense and active discharge; less suitable for precision load regulation or strict power sequencing.	Select when cost sensitivity outweighs need for ultra-low dropout or output discharge control.
Torex XC6210B182MR-G	1.8 V fixed, 1 A, 250 mV dropout at 1 A; 20 µV_RMS noise; no thermal shutdown.	Lower noise but no overtemperature protection; requires external thermal management in high-power layouts.	Prefer for ultra-low-noise analog subsystems where thermal derating is handled externally.

Compared with MCP1826-1802E/DB and XC6210B182MR-G, the NCP690MN18T2G offers superior dropout performance (190 mV vs. ≥250 mV), integrated thermal shutdown, and active output discharge - making it optimal for battery-constrained, safety-critical, or high-transient digital loads.

Availability

NCP690MN18T2G is available at Aetrix Electronics and suitable for laptop power management, FPGA I/O regulation, PCIe auxiliary rail generation, and industrial SSD controller supply requiring stable component supply, long-term lifecycle support, and Pb-free RoHS-compliant packaging.

Supply support for NCP690MN18T2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and consumer markets.

The NCP690MN18T2G belongs to the NCP690/NCP691/NCP692 family of high-performance CMOS LDOs engineered for space-constrained, battery-powered digital systems demanding low dropout, low noise, and robust protection features.

FAQ

What is the maximum input voltage rating for the NCP690MN18T2G?

The NCP690MN18T2G has an absolute maximum input voltage of 6.5 V. However, its recommended operating input range is 1.5 V to 6.0 V. Exceeding 6.5 V risks permanent damage per Absolute Maximum Ratings Table 3. For reliable 1.8 V output at 1 A, minimum input is ~2.0 V (accounting for worst-case dropout and tolerance).

Does the NCP690MN18T2G require an enable signal to operate?

No. The NCP690MN18T2G has no enable function - Pin 3 is NC (no connect) and must be left unconnected. The device powers up automatically when valid input voltage (≥1.5 V) is applied to Pins 1 and 6. This differs from the NCP691 (active-low EN) and NCP692 (active-high EN) variants.

Can the NCP690MN18T2G be used with ceramic output capacitors smaller than 10 µF?

Yes. The NCP690MN18T2G is stable with ceramic capacitors as small as 1 µF and requires no minimum ESR. A 1 µF capacitor meets stability requirements; however, 10 µF is recommended to improve load transient response and noise rejection - especially under dynamic current steps typical in microprocessor and FPGA applications.

What is the purpose of the SNS pin on the NCP690MN18T2G?

The SNS (sense) pin on the NCP690MN18T2G provides remote output voltage sensing. In standard fixed-voltage use, it must be connected directly to the OUT pin to enable accurate load regulation by compensating for PCB trace voltage drop between the regulator and load. Leaving SNS unconnected degrades load regulation performance.

Is the NCP690MN18T2G suitable for automotive applications?

The NCP690MN18T2G is not AEC-Q100 qualified. For automotive-grade equivalents, consider the NCV8690MN18T2G (same 1.8 V fixed output, AEC-Q100 Grade 1, PPAP-capable). The NCP690MN18T2G is intended for commercial/industrial applications including laptops, telecom boards, and storage devices.

NCP690MN18T2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: -

Package/Case:: 6-VDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Output Configuration:: Positive

Output Type:: Fixed

Number of Regulators:: 1

Voltage - Input (Max):: 6V

Voltage - Output (Min/Fixed):: 1.8V

Voltage - Output (Max):: -

Voltage Dropout (Max):: 0.38V @ 1A

Current - Output:: 1A

Current - Quiescent (Iq):: 200 µA

Current - Supply (Max):: 240 µA

PSRR:: -

Control Features:: -

Protection Features:: Over Temperature, Short Circuit

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-DFN (3x3)

NCP690MN18T2G FAQ

1.How can I place an order for NCP690MN18T2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NCP690MN18T2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NCP690MN18T2G reliable?

The price and inventory of NCP690MN18T2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP690MN18T2G is usually 5 days.

3.What payment methods are accepted for NCP690MN18T2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP690MN18T2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NCP690MN18T2G?

NCP690MN18T2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NCP690MN18T2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NCP690MN18T2G?

For technical support, including NCP690MN18T2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP690MN18T2G requirements.

6.How does Aetrix verify that NCP690MN18T2G is sourced from the original manufacturer or authorized distributors?

All NCP690MN18T2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP690MN18T2G meets industry standards.

7.What is the process for return or replacement of NCP690MN18T2G?

All NCP690MN18T2G units undergo pre-shipment inspection (PSI). If there is an issue with NCP690MN18T2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NCP690MN18T2G part is unused and in its original packaging.

Return procedure for NCP690MN18T2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…