My Inquiry
My Account
onsemi NCP691MN25T2G
- Part No.:
- NCP691MN25T2G
- Manufacturer:
- onsemi
- Package:
- 6-VDFN Exposed Pad
- Datasheet:
-
NCP691MN25T2G.pdf
- Description:
- IC REG LINEAR 2.5V 1A 6DFN
- Quantity:
- Payment:
- Shipping:
Inventory:5,895
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP691MN25T2G from onsemi is a fixed-output 2.5 V, 1 A CMOS low-dropout (LDO) voltage regulator in a 6-lead DFN3x3 package. It features ±2% output voltage tolerance over −40°C to +125°C, 190 mV dropout at 1 A (VOUT = 2.5 V), active low enable (EN), and active output discharge. It is designed for space-constrained portable battery-powered systems requiring stable, low-noise power delivery to DSPs, FPGAs, and microprocessors.
For engineers reviewing the NCP691MN25T2G datasheet, pinout, applications, or equivalent options, key selection criteria include guaranteed 1 A output current with low ground current (145 µA typical at 1 A), high PSRR (62 dB at 120 Hz), thermal shutdown (175°C), and compatibility with low-ESR ceramic capacitors without minimum ESR requirements.
Technical Context
The NCP691MN25T2G implements a PMOS pass transistor architecture enabling very low dropout and fast transient response. Its internal bandgap reference, current-limited MOSFET driver, and thermal shutdown logic ensure regulation stability across input voltages from 1.5 V to 6.0 V and junction temperatures from −40°C to +125°C.
It integrates an active low enable input (EN) with 0.4 V low-level threshold and 0.9 V high-level threshold, plus active output discharge to rapidly pull down VOUT when disabled. The SNS (sense) pin enables remote sensing for improved load regulation accuracy in high-current PCB traces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 2.5 V ±2% over full temperature and load range - ensures stable core supply for 2.5 V logic domains. |
| Max Output Current | 1 A guaranteed - supports high-current digital loads like FPGA I/O banks or microprocessor cores. |
| Dropout Voltage | 190 mV at 1 A (TJ = 25°C) - enables operation from 2.69 V input, critical for single-cell Li-ion or multi-cell alkaline systems. |
| Ground Current | 145 µA typical at 1 A load - minimizes quiescent power loss in always-on subsystems. |
| PSRR | 62 dB at 120 Hz - suppresses ripple from switching pre-regulators or noisy DC/DC stages feeding the LDO input. |
| Output Noise | 50 µVRMS (200 Hz–100 kHz) - meets low-noise requirements for analog sensors, ADC references, and RF bias rails. |
| Enable Logic | Active low EN with 0.4 V max VIL - interfaces directly with 1.8 V/3.3 V GPIO without level-shifting. |
Pinout & Package
Package: DFN6 3×3 mm, 0.95 mm pitch, exposed thermal pad (Case 506AH). Pin 1 marked by dot; pins 1 and 6 are parallel IN inputs for full 1 A capability; pin 2 is GND connected to EPAD for thermal conduction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 6 | IN | Dual input voltage pins - must be shorted externally to deliver full 1 A output current and minimize trace IR drop. |
| 2 | GND | Power ground tied to EPAD - soldering to ≥64 mm² copper improves thermal resistance by 99 °C/W vs. minimal copper. |
| 3 | EN | Active low enable - pulled high to VIN for always-on operation; driven low to disable regulator and activate output discharge. |
| 4 | OUT | Regulated 2.5 V output - connects directly to load; requires local 1 µF ceramic capacitor for stability. |
| 5 | SNS | Sense input - routed to load-side of output trace to compensate for PCB trace resistance and maintain ±2% regulation at point-of-load. |
Key Features
| Feature | Design Value |
|---|---|
| Active Output Discharge | Internally discharges VOUT to GND within microseconds after EN deactivation - prevents floating or back-powering of downstream circuitry. |
| Enhanced ESD Protection | 4 kV HBM / 200 V MM - eliminates need for external TVS diodes in handheld or industrial environments with frequent handling. |
| No Minimum ESR Requirement | Stable with zero-ESR ceramic capacitors - simplifies BOM and reduces board area versus tantalum or polymer alternatives. |
| Thermal Shutdown with Hysteresis | 175°C trip with 10°C hysteresis - prevents thermal cycling during sustained overload while allowing safe recovery after cooling. |
| Low-Noise Operation | 50 µVRMS noise without bypass capacitor - avoids dedicated noise-reduction caps and associated slow startup delays. |
Applications
| Laptops and PCI Cards | Modem Banks and Telecom Boards |
|---|---|
Use Scenario: Powering 2.5 V DDR memory interfaces and PCIe endpoint logic on compact laptop mainboards and add-in cards. IC Role / Device Role / Timing Role: Primary post-regulator delivering clean, low-noise 2.5 V to memory I/O buffers and SerDes PHYs. Use Value: 190 mV dropout enables direct regulation from 3.3 V rail, reducing heat dissipation versus higher-dropout alternatives; 62 dB PSRR rejects switcher ripple from shared 3.3 V source. | Use Scenario: Supplying 2.5 V bias to line interface ICs and analog front-end components in DSL/cable modem modules. IC Role / Device Role / Timing Role: Point-of-load regulator for analog signal chain components requiring ultra-low noise and precise voltage accuracy. Use Value: 50 µVRMS noise and ±2% tolerance ensure SNR integrity in ADC/DAC paths; SNS pin compensates for PCB voltage drop in dense telecom layouts. |
| DSP, FPGA, Microprocessor Boards | Hard Disk Drives |
Use Scenario: Providing core voltage to 2.5 V I/O banks of Xilinx Spartan or Intel Cyclone FPGAs in embedded control systems. IC Role / Device Role / Timing Role: High-current LDO supplying configurable I/O voltage with fast load transient response. Use Value: 1 A rating and 50 µs turn-on time support dynamic I/O voltage scaling; active discharge prevents latch-up during hot-swap events. | Use Scenario: Regulating 2.5 V for spindle motor driver ICs and servo controller logic in 2.5-inch HDDs. IC Role / Device Role / Timing Role: Secondary regulator converting switched 5 V or 12 V to precision 2.5 V for motor control timing circuits. Use Value: Thermal shutdown (175°C) protects against motor stall-induced overheating; DFN3x3 footprint saves space in tight HDD actuator assemblies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCP691MN25T1G | Same electrical specs and pinout; differs only in tape-and-reel quantity (1000 vs. 3000 units per reel). | Identical functional use; selected for lower-volume prototyping or small-batch production. | Choose when smaller reel size aligns with assembly line consumption rate or inventory turnover goals. |
| MCP1826T-2502E/DB | 2.5 V fixed, 1 A, but uses NMOS pass device (higher dropout: 350 mV @ 1 A); no SNS pin; 60 µVRMS noise. | Lacks remote sense and has higher dropout - unsuitable for low-input-voltage or precision point-of-load applications. | Select only if board layout allows higher input voltage margin and remote sensing is unnecessary. |
Compared with NCP691MN25T1G, the NCP691MN25T2G offers identical performance with optimized logistics for high-volume manufacturing; versus MCP1826T-2502E/DB, it delivers superior dropout, remote sensing, and lower noise-critical for battery-powered and high-precision systems.
Availability
NCP691MN25T2G is available at Aetrix Electronics and suitable for laptops, telecom boards, and FPGA power delivery requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for NCP691MN25T2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The NCP691MN25T2G belongs to the NCP69x CMOS LDO family, engineered for portable, battery-powered applications demanding ultra-low dropout, low quiescent current, and high PSRR in miniature DFN packages.
FAQ
What is the maximum input voltage rating for the NCP691MN25T2G?
The NCP691MN25T2G has an absolute maximum input voltage (VIN) of 6.5 V. However, its recommended operating input voltage range is 1.5 V to 6.0 V. Exceeding 6.5 V risks permanent damage, and operation below 1.5 V may prevent regulation unless VIN ≥ (VOUT + VDO). For the NCP691MN25T2G, minimum functional input is 2.69 V at 1 A load due to its 190 mV dropout specification.
Does the NCP691MN25T2G require an external bypass capacitor for noise reduction?
No, the NCP691MN25T2G does not require an external bypass capacitor for noise reduction. It achieves 50 µVRMS output noise (200 Hz–100 kHz) without one, unlike many low-noise LDOs that rely on external capacitors and suffer slower startup. This design eliminates added BOM cost, board space, and startup delay - all inherent to the NCP691MN25T2G's internal architecture.
How does the SNS pin improve regulation accuracy in the NCP691MN25T2G?
The SNS (sense) pin on the NCP691MN25T2G enables remote voltage sensing by connecting directly to the load side of the output trace. This compensates for IR drop across PCB copper, maintaining ±2% output voltage accuracy at the point-of-load rather than at the regulator's OUT pin. For example, with 50 mΩ trace resistance and 1 A load, SNS prevents a 50 mV error that would otherwise degrade regulation at the IC.
What is the function of the EN pin on the NCP691MN25T2G, and what logic levels activate it?
The EN pin on the NCP691MN25T2G is an active low enable input. It activates the regulator when pulled high (≥0.9 V), and disables it when pulled low (≤0.4 V). When disabled, the NCP691MN25T2G engages active output discharge to rapidly pull VOUT to GND. If unused, EN should be tied to VIN to ensure continuous operation - a direct hardware control feature absent in many competing LDOs.
Is the NCP691MN25T2G suitable for automotive applications?
The NCP691MN25T2G is not AEC-Q100 qualified and is not intended for automotive use. For automotive-grade equivalents, onsemi offers the NCV8690 series (e.g., NCV8690MN25T2G), which carries the NCV prefix, undergoes AEC-Q100 stress testing, and supports PPAP documentation. The NCP691MN25T2G targets industrial, computing, and consumer applications where extended temperature range (−40°C to +125°C) suffices but formal automotive qualification is not required.
NCP691MN25T2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 2.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.3V @ 1A
- Current - Output:
- 1A
- Current - Quiescent (Iq):
- 200 µA
- Current - Supply (Max):
- 240 µA
- PSRR:
- -
- Control Features:
- Enable
- Protection Features:
- Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DFN (3x3)
NCP691MN25T2G FAQ
1.How can I place an order for NCP691MN25T2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP691MN25T2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP691MN25T2G reliable?
The price and inventory of NCP691MN25T2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP691MN25T2G is usually 5 days.
3.What payment methods are accepted for NCP691MN25T2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP691MN25T2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP691MN25T2G?
NCP691MN25T2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP691MN25T2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP691MN25T2G?
For technical support, including NCP691MN25T2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP691MN25T2G requirements.
6.How does Aetrix verify that NCP691MN25T2G is sourced from the original manufacturer or authorized distributors?
All NCP691MN25T2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP691MN25T2G meets industry standards.
7.What is the process for return or replacement of NCP691MN25T2G?
All NCP691MN25T2G units undergo pre-shipment inspection (PSI). If there is an issue with NCP691MN25T2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP691MN25T2G part is unused and in its original packaging.
Return procedure for NCP691MN25T2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP691MN25T2G Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
