onsemi NCP692MN25T2G
- Part No.:
- NCP692MN25T2G
- Manufacturer:
- onsemi
- Package:
- 6-VDFN Exposed Pad
- Datasheet:
-
NCP692MN25T2G.pdf
- Description:
- IC REG LINEAR 2.5V 1A 6DFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,198
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP692MN25T2G from onsemi is a fixed-output 2.5 V, 1 A CMOS low-dropout (LDO) voltage regulator in a 6-lead DFN3x3 package. It features ±2% output voltage tolerance over −40°C to 125°C, 190 mV dropout at 1 A (VOUT = 2.5 V), active output discharge, and active-high enable functionality - designed for space-constrained portable battery-powered systems such as FPGA and microprocessor core rails.
For engineers reviewing the NCP692MN25T2G datasheet, pinout, applications, or equivalent options, key selection criteria include guaranteed 1 A output current, low ground current (145 µA typical at 1 A load), high PSRR (62 dB at 120 Hz), thermal shutdown (175°C), and compatibility with low-ESR ceramic capacitors without minimum ESR requirements.
Technical Context
The NCP692MN25T2G implements a PMOS pass transistor architecture with bandgap reference, internal current limiting, and thermal shutdown circuitry. Its fixed 2.5 V output is trimmed at wafer test, eliminating external feedback components and simplifying layout for noise-sensitive analog and digital loads.
It supports active-high enable control (VEN threshold: 0.9 V min high, 0.4 V max low), delivers 50 µVRMS output noise (200 Hz–100 kHz), and maintains regulation down to 1.5 V input - enabling use with Li-ion, Li-polymer, and multi-cell alkaline supplies in portable electronics.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 2.5 V ±2% over −40°C to 125°C - ensures stable core supply for 2.5 V logic domains without external resistors. |
| Max Output Current | 1 A continuous - supports high-current FPGA I/O banks and DSP subsystems without derating at TJ ≤ 125°C. |
| Dropout Voltage | 190 mV at 1 A (TJ = 25°C) - enables operation from 2.7 V input (e.g., single Li-ion at end-of-discharge) while maintaining 2.5 V output. |
| Ground Current | 145 µA typical at 1 A load - minimizes quiescent power loss in always-on subsystems like real-time clocks or sensor interfaces. |
| PSRR | 62 dB at 120 Hz - suppresses ripple from switching DC/DC converters feeding the LDO input, critical for ADC reference stability. |
| Output Noise | 50 µVRMS (200 Hz–100 kHz) - meets low-noise requirements for RF front-end biasing and precision analog signal chains. |
| Enable Logic | Active-high EN pin (VEN_HI ≥ 0.9 V) - simplifies interface with 1.8 V/3.3 V GPIOs and avoids need for level-shifting circuitry. |
Pinout & Package
Package: DFN6 3×3 mm, 0.95 mm pitch, exposed thermal pad (Case 506AH, MN suffix). Thermal resistance RJA = 70°C/W with 645 mm² copper area - requires PCB thermal relief for >500 mW dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 6 (IN) | Input voltage supply | Parallel-connected input pins reduce trace impedance and improve current handling; must be tied together for full 1 A capability. |
| 2 (GND) | Power ground / thermal pad | Exposed EPAD soldered to PCB ground plane provides primary thermal path; essential for thermal performance and noise immunity. |
| 3 (EN) | Enable control input | Active-high logic: device enabled when VEN ≥ 0.9 V; draws only 0.01 nA leakage when disabled - ideal for ultra-low-power wake-up circuits. |
| 4 (OUT) | Regulated output | Delivers 2.5 V ±2% to load; requires local 1 µF ceramic capacitor for stability - no minimum ESR needed. |
| 5 (SNS) | Sense input | Must be shorted directly to OUT pin; enables remote sensing to compensate for PCB trace IR drop in high-current applications. |
Key Features
| Feature | Design Value |
|---|---|
| Active output discharge | Discharges OUT pin to GND when EN is deasserted - prevents floating voltage on downstream circuitry during power sequencing. |
| Enhanced ESD protection | 4 kV HBM / 200 V MM - eliminates need for external TVS diodes in handheld and industrial edge devices. |
| Thermal shutdown with hysteresis | Triggers at 175°C with 10°C hysteresis - protects against sustained overload or poor heatsinking without oscillation. |
| Low-noise operation | 50 µVRMS noise without bypass capacitor - reduces BOM count and board area vs. traditional low-noise LDOs requiring external CBYPASS. |
| Stable with ceramic capacitors | No minimum ESR requirement - supports low-cost, high-reliability X5R/X7R MLCCs instead of bulkier tantalum or polymer types. |
Applications
| FPGA Core Power Supply | DSP I/O Rail Regulation |
|---|---|
|
Use Scenario: Powers 2.5 V I/O banks of Xilinx Artix-7 or Intel Cyclone V FPGAs in battery-operated test equipment. IC Role / Device Role / Timing Role: Primary post-regulator delivering clean, low-noise 2.5 V to high-speed transceivers and memory interfaces. Use Value: 190 mV dropout allows operation from 2.7 V input (Li-ion at 10% SOC), while 62 dB PSRR isolates I/O from noisy DC/DC converter ripple. |
Use Scenario: Supplies 2.5 V to TI C6748 DSP parallel EMIF bus and peripheral controllers in portable medical imaging modules. IC Role / Device Role / Timing Role: Low-noise, fast-transient LDO ensuring stable timing margins for synchronous memory access and DMA transfers. Use Value: 50 µVRMS noise prevents bit errors in high-throughput data acquisition; 50 µs turn-on time supports rapid wake-from-sleep operation. |
| Portable SSD Controller Bias | Industrial Sensor Signal Chain |
|
Use Scenario: Provides 2.5 V bias to NAND flash controller ICs in ruggedized handheld SSDs used in field data loggers. IC Role / Device Role / Timing Role: High-current, thermally robust LDO sustaining 1 A peak loads during burst write operations. Use Value: Active output discharge prevents residual voltage on controller VDDIO during hot-plug events; thermal shutdown protects against enclosure overheating. |
Use Scenario: Powers precision 24-bit ADC reference buffers and op-amp front-ends in battery-powered environmental monitoring nodes. IC Role / Device Role / Timing Role: Ultra-low-noise, low-quiescent LDO supplying analog signal chain components sensitive to supply-induced jitter. Use Value: 145 µA ground current extends battery life in 10-year deployments; ±2% tolerance ensures calibrated measurement accuracy across temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCP691MN25T2G | Same 2.5 V fixed output, but uses active-low enable (VEN_LO ≤ 0.4 V) and lacks active output discharge. | Suitable where system-level enable logic is inverted or where output discharge is handled externally. | Select NCP691MN25T2G only if existing firmware/hardware already drives an active-low enable signal and discharge is not required. |
| MCP1703T-2502E/MB | 2.5 V fixed LDO with 250 mA output, 600 mV dropout at 250 mA, and no SNS pin - smaller 3-pin SOT-23 package. | Applicable for lower-current analog sensors or microcontroller peripherals where 1 A capacity is unnecessary. | Choose MCP1703T-2502E/MB only for cost-optimized, space-constrained designs with <250 mA load and no remote sensing needs. |
Compared with NCP691MN25T2G, the NCP692MN25T2G adds active output discharge and active-high enable - simplifying power sequencing in modern SoC-based designs. Versus MCP1703T-2502E/MB, it delivers 4× higher current, 3× lower dropout, and remote sensing - making it suitable for demanding FPGA/DSP applications where the latter cannot scale.
Availability
NCP692MN25T2G is available at Aetrix Electronics and suitable for FPGA core power, DSP I/O regulation, portable SSD controller bias, and industrial sensor signal chain applications requiring stable component supply, automotive-grade reliability, and long-term lifecycle support.
Supply support for NCP692MN25T2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, and sensor solutions for automotive, industrial, and cloud infrastructure markets.
The NCP692MN25T2G belongs to the NCP69x family of high-performance CMOS LDOs engineered for portable, battery-powered systems demanding low dropout, low noise, and enhanced ESD robustness in compact DFN packages.
FAQ
What is the maximum input voltage rating for the NCP692MN25T2G?
The NCP692MN25T2G has an absolute maximum input voltage (VIN) rating of 6.5 V. Operation above this level risks permanent damage. For reliable long-term use, the recommended operating input range is 1.5 V to 6.0 V - with minimum VIN determined by dropout voltage: VIN ≥ VOUT + VDO (e.g., ≥2.69 V at 1 A for NCP692MN25T2G).
Does the NCP692MN25T2G require an external bypass capacitor for low-noise operation?
No, the NCP692MN25T2G does not require an external bypass capacitor. It achieves 50 µVRMS output noise (200 Hz–100 kHz) without one - unlike many low-noise LDOs that depend on large external capacitors and suffer slow startup. This simplifies design and reduces BOM count while maintaining fast 50 µs turn-on time.
How is the SNS pin used in the NCP692MN25T2G, and what happens if it's left unconnected?
The SNS pin on the NCP692MN25T2G must be connected directly to the OUT pin. It enables remote voltage sensing to compensate for IR drop across PCB traces or connectors. Leaving SNS unconnected or routing it separately causes output regulation error - typically resulting in ~1–2% higher than nominal output voltage at the load due to feedback loop misconfiguration.
What thermal considerations apply when using the NCP692MN25T2G at full 1 A load?
At 1 A and 2.5 V output with 3.3 V input, the NCP692MN25T2G dissipates ~0.8 W. With RJA = 70°C/W (645 mm² copper), junction temperature rise is ~56°C above ambient. To stay within 125°C max TJ, ambient must remain ≤69°C. Use of the exposed thermal pad and ≥645 mm² GND copper pour is mandatory for full-load operation.
Is the NCP692MN25T2G pin-compatible with other members of the NCP69x family?
Yes, the NCP692MN25T2G shares identical DFN6 3×3 mm pinout and footprint with all NCP690/NCP691/NCP692/NCV8690 variants - including adjustable versions. However, EN logic polarity differs: NCP692 uses active-high, while NCP691 uses active-low. Swapping them requires verifying enable signal compatibility and confirming SNS usage matches the fixed-version configuration.
NCP692MN25T2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 2.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.3V @ 1A
- Current - Output:
- 1A
- Current - Quiescent (Iq):
- 200 µA
- Current - Supply (Max):
- 240 µA
- PSRR:
- -
- Control Features:
- Enable
- Protection Features:
- Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DFN (3x3)
NCP692MN25T2G FAQ
1.How can I place an order for NCP692MN25T2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP692MN25T2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP692MN25T2G reliable?
The price and inventory of NCP692MN25T2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP692MN25T2G is usually 5 days.
3.What payment methods are accepted for NCP692MN25T2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP692MN25T2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP692MN25T2G?
NCP692MN25T2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP692MN25T2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP692MN25T2G?
For technical support, including NCP692MN25T2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP692MN25T2G requirements.
6.How does Aetrix verify that NCP692MN25T2G is sourced from the original manufacturer or authorized distributors?
All NCP692MN25T2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP692MN25T2G meets industry standards.
7.What is the process for return or replacement of NCP692MN25T2G?
All NCP692MN25T2G units undergo pre-shipment inspection (PSI). If there is an issue with NCP692MN25T2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP692MN25T2G part is unused and in its original packaging.
Return procedure for NCP692MN25T2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP692MN25T2G Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

