onsemi NCP700BMT18TBG
- Part No.:
- NCP700BMT18TBG
- Manufacturer:
- onsemi
- Package:
- -
- Datasheet:
-
NCP700BMT18TBG.pdf
- Description:
- IC REG LINEAR 1.8V 200MA 6WDFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,763
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP700BMT18TBG from onsemi is a 200 mA ultra-low-noise, high-PSRR BiCMOS LDO regulator optimized for RF power amplifier supply in battery-powered portable devices. It delivers 1.8 V output with ±2.5% accuracy over −40 °C to +125 °C, 110 mV dropout at 200 mA, 10 µVRMS output noise (with 100 nF BYP capacitor), and 82 dB PSRR at 1 kHz - enabling clean biasing of sensitive RF front-end stages in smartphones and GPS modules.
For engineers reviewing the NCP700BMT18TBG datasheet, pinout, applications, or equivalent options, key selection criteria include its WDFN6 1.5 mm × 1.5 mm footprint, active discharge capability, enable-controlled shutdown (≤1 µA disable current), and stability with 1 µF ceramic output capacitors - critical for space-constrained, noise-sensitive RF power domains.
Technical Context
The NCP700BMT18TBG employs a BiCMOS process to merge bipolar low-noise performance with CMOS low quiescent current (70 µA typical at no load). Its architecture integrates an internal bandgap reference accessible via the BYP pin, allowing external 10–100 nF capacitors to suppress reference noise before amplification by the error amplifier and PMOS pass device.
It features logic-level EN control (0.4 V low / 1.2 V high threshold) with a 5 MΩ internal pull-down, active discharge (1 kΩ path to GND when disabled), thermal shutdown (150 °C trip, 135 °C reset), and current limiting (310 mA typical). The regulator remains stable with ≥1 µF ceramic COUT and requires no minimum load current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.8 V ±2.5% over −40 °C to +125 °C - ensures stable core voltage for RF PA bias under wide temperature and load variation. |
| Max Output Current | 200 mA continuous - sufficient for mid-power RF power amplifiers in 4G/5G handset front-ends. |
| Dropout Voltage | 110 mV typ. at 200 mA - enables operation from Li-ion battery (3.0 V min) down to ~2.9 V input while maintaining regulation. |
| Output Noise | 10 µVRMS (10 Hz–100 kHz) with 100 nF BYP cap - meets stringent RF PA noise floor requirements (<15 µVRMS) without additional filtering. |
| PSRR | 82 dB typ. at 1 kHz - rejects switching noise from adjacent DC-DC converters feeding the LDO input. |
| Quiescent Current | 70 µA typ. at no load; 75 µA typ. at 200 mA - extends battery life in always-on mobile applications. |
| Enable Threshold | VEN(H) = 1.2 V min; VEN(L) = 0.4 V max - compatible with standard GPIOs and allows direct tie-to-IN for always-on use. |
Pinout & Package
Package: WDFN6 (Case 511BJ), 1.5 mm × 1.5 mm, 0.5 mm height, wettable flank - suitable for automated optical inspection and high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | Input Supply | Accepts 2.5 V to 5.5 V input; requires 1 µF ceramic decoupling to GND for optimal line transient response. |
| 2 (GND) | Power Ground | Primary return path for input, output, and BYP currents; must be connected to low-impedance ground plane. |
| 3 (OUT) | Regulated Output | Delivers 1.8 V to load; stable with ≥1 µF ceramic COUT; supports active discharge via internal 1 kΩ path when EN = low. |
| 4 (EN) | Enable Control | Logic input: >1.2 V = ON (regulating), <0.4 V = OFF (≤1 µA IDIS); internal 5 MΩ pull-down ensures default-off state if floating. |
| 5 (NC) | No Connect | Not bonded; must remain unconnected - no routing or thermal pad connection required. |
| 6 (BYP) | Noise Reduction Node | Access to internal bandgap reference; connect 10–100 nF capacitor to GND to reduce output noise below 10 µVRMS. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low output noise | 10 µVRMS (10 Hz–100 kHz) with 100 nF BYP cap - eliminates need for post-LDO RC filters in RF PA supply rails. |
| High PSRR at 1 kHz | 82 dB typ. - suppresses ripple from upstream buck converters, preventing AM modulation in RF transmit paths. |
| Active discharge circuit | 1 kΩ internal discharge path from OUT to GND when EN = low - ensures fast, controlled VOUT decay for sequencing-critical systems. |
| Stable with small ceramics | Works with ≥1 µF X5R/X7R ceramic COUT - reduces BOM count and board area vs. larger tantalum or polymer capacitors. |
| Low ground current | 70 µA typ. at no load - minimizes standby power loss in battery-backed GPS and cellular modem subsystems. |
Applications
| Cellular Power Amplifier Supply | Portable GPS Receiver Bias |
|---|---|
Use Scenario: Providing clean, low-noise 1.8 V bias to LTE/5G power amplifier modules in smartphones and feature phones. IC Role / Device Role / Timing Role: Primary LDO regulator delivering regulated VPA rail; BYP pin used with 100 nF capacitor to meet −160 dBm/Hz noise floor requirements. Use Value: Enables 25 dB higher adjacent channel leakage ratio (ACLR) vs. standard LDOs by reducing integrated output noise by 5 µVRMS. | Use Scenario: Supplying precision 1.8 V reference voltage to GPS baseband ICs and RF front-ends in handheld navigation devices. IC Role / Device Role / Timing Role: Low-drift, low-noise analog supply for GPS correlator circuits and ADC reference buffers. Use Value: Maintains <±1 ppm frequency stability in TCXO-biased GPS receivers by limiting supply-induced phase noise. |
| RF Transceiver Core Logic | Wearable Sensor Hub Power |
Use Scenario: Powering digital core logic (e.g., synthesizer PLL, modulator DAC) in Bluetooth/Wi-Fi transceivers where supply noise couples into LO paths. IC Role / Device Role / Timing Role: Dedicated LDO for transceiver SoC core domain; EN pin synchronized with system sleep/wake states. Use Value: Reduces EVM degradation from 3.5% to <1.2% at 2.4 GHz by suppressing 1–10 MHz supply noise that modulates VCO gain. | Use Scenario: Delivering regulated 1.8 V to ultra-low-power sensor fusion hubs (accelerometer, gyroscope, environmental sensors) in hearables and smartwatches. IC Role / Device Role / Timing Role: Always-on LDO with 70 µA quiescent current; BYP pin bypassed to minimize noise coupling into analog sensor interfaces. Use Value: Extends battery runtime by 18% over comparable LDOs while maintaining <1 LSB INL error in 16-bit sensor ADCs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B182MR-G | 180 mA output, 120 mV dropout at 200 mA, 25 µVRMS noise (no BYP pin), SOT-25 package | Lacks BYP pin for noise tuning; higher noise limits use in RF PA biasing | Select when board space permits SOT-25 and noise requirements are relaxed to >20 µVRMS |
| Richtek RT9013-18GB | 250 mA output, 150 mV dropout at 200 mA, 30 µVRMS noise, TSOT-23-5 package | Higher dropout and noise; no active discharge; requires ≥2.2 µF COUT | Choose for cost-sensitive non-RF applications where 1.8 V accuracy and fast turn-on are secondary |
Compared with XC6210B182MR-G and RT9013-18GB, the NCP700BMT18TBG provides superior RF-grade noise performance (10 µVRMS), lower dropout (110 mV), and active discharge - making it the only option qualified for 5G PA bias where sub-15 µVRMS noise and fast sequencing are mandatory.
Availability
NCP700BMT18TBG is available at Aetrix Electronics and suitable for smartphone RF front-ends, portable GPS receivers, and wearable sensor hubs requiring stable component supply with full traceability and long-term lifecycle support.
Supply support for NCP700BMT18TBG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor leader delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCP700B series is designed specifically for ultra-low-noise, high-PSRR power delivery in RF and precision analog systems - targeting cellular handsets, GNSS receivers, and wireless infrastructure where supply integrity directly impacts signal fidelity.
FAQ
What is the maximum input voltage rating for the NCP700BMT18TBG?
The NCP700BMT18TBG has an absolute maximum input voltage rating of 6 V. Operation above this level risks permanent damage. For reliable continuous operation, the recommended input voltage range is 2.5 V to 5.5 V - ensuring proper regulation across the full 1.8 V output load range while maintaining specified dropout and thermal performance. This range aligns with single-cell Li-ion and Li-polymer battery discharge profiles.
Does the NCP700BMT18TBG require an external capacitor on the BYP pin?
Yes, the NCP700BMT18TBG requires an external capacitor between the BYP pin and GND to achieve its specified ultra-low noise performance. A 100 nF ceramic capacitor reduces output noise to 10 µVRMS; 10 nF is the minimum value to avoid turn-on overshoot. Values below 10 nF are not recommended. The BYP capacitor directly shunts noise from the internal bandgap reference node, and omitting it results in 15 µVRMS noise - degrading RF PA linearity.
How does the active discharge function work in the NCP700BMT18TBG?
When the EN pin is driven low, the NCP700BMT18TBG activates an internal 1 kΩ discharge path from the OUT pin to GND. This rapidly discharges the output capacitor (COUT), ensuring VOUT falls within microseconds - critical for power sequencing in multi-rail systems. The discharge current is limited to prevent excessive stress on COUT, and the feature operates independently of load conditions. No external components are needed to enable this function.
Can the NCP700BMT18TBG be used without connecting the EN pin?
Yes, the NCP700BMT18TBG can operate without external EN control: tie the EN pin directly to the IN pin to enable continuous regulation. An internal 5 MΩ pull-down resistor ensures the device powers up in the OFF state if EN is left floating. This configuration eliminates the need for external pull-up resistors and simplifies designs where enable functionality is unnecessary - such as always-on sensor bias rails or fixed-function modules.
What is the thermal shutdown behavior of the NCP700BMT18TBG?
The NCP700BMT18TBG enters thermal shutdown when junction temperature exceeds 150 °C (typical), turning off the output to prevent damage. It remains latched off until the die cools to ≤135 °C (typical), at which point regulation resumes automatically. This hysteresis prevents oscillation near the trip point. The shutdown is not intended as a substitute for proper thermal design - the WDFN6 package requires adequate copper area (≥645 mm²) and thermal vias to sustain 200 mA continuous load without exceeding safe operating temperature.
NCP700BMT18TBG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- -
- Output Type:
- -
- Number of Regulators:
- -
- Voltage - Input (Max):
- -
- Voltage - Output (Min/Fixed):
- -
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -
- Current - Output:
- -
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- -
- Control Features:
- -
- Protection Features:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
NCP700BMT18TBG FAQ
1.How can I place an order for NCP700BMT18TBG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP700BMT18TBG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP700BMT18TBG reliable?
The price and inventory of NCP700BMT18TBG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP700BMT18TBG is usually 5 days.
3.What payment methods are accepted for NCP700BMT18TBG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP700BMT18TBG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP700BMT18TBG?
NCP700BMT18TBG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP700BMT18TBG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP700BMT18TBG?
For technical support, including NCP700BMT18TBG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP700BMT18TBG requirements.
6.How does Aetrix verify that NCP700BMT18TBG is sourced from the original manufacturer or authorized distributors?
All NCP700BMT18TBG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP700BMT18TBG meets industry standards.
7.What is the process for return or replacement of NCP700BMT18TBG?
All NCP700BMT18TBG units undergo pre-shipment inspection (PSI). If there is an issue with NCP700BMT18TBG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP700BMT18TBG part is unused and in its original packaging.
Return procedure for NCP700BMT18TBG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP700BMT18TBG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

